Papers related to TimeSquare, Marte or CCSL

You want to cite TimeSquare ? use this :

a quick powerpoint presentation is accessible here

an up to date list of related publication is available here: https://haltools.inria.fr/Public/afficheRequetePubli.php?mot_cle=CCSL%3B+timesquare%3B+moccml&CB_ref_biblio=oui&langue=Anglais&tri_exp=annee_publi&tri_exp2=typdoc&tri_exp3=date_publi&ordre_aff=TA&Fen=Aff&css=../css/VisuCondense.css

Academic Journals

  1. Calin Glitia, Julien Deantoni, Frédéric Mallet, Jean-Vivien Millo, Pierre Boulet, Abdoulaye Gamatié. Progressive and explicit refinement of scheduling for multidimensional data-flow applications using uml marte. Design Automation for Embedded Systems, Springer Science+Business Media, LLC 2012, 2012, 16 (2), pp. 137-169. <http://dx.doi.org/10.1007/s10617-012-9093-y>. <http://www.springerlink.com/content/t03t7nl8463tjpr4/?MUD=MP>
  2. Glitia Calin, Deantoni Julien, Mallet Frédéric. Logical Time @ Work: Capturing Data Dependencies and Platform Constraints. Kaźmierski, Tom J. J. and Morawiec, Adam. System Specification and Design Languages, 106, Springer New York, pp. 223-238, 2012, Lecture Notes in Electrical Engineering, 978-1-4614-1426-1. <http://dx.doi.org/10.1007/978-1-4614-1427-8_14>
    3. BibTex
  3. Frédéric Mallet, Julien DeAntoni, Charles André, Robert de Simone. The clock constraint specification language for building timed causality models. Innovations in Systems and Software Engineering, 6(1):99-106, Mars 2010. (détails) doi
  4. Charles André, Frédéric Mallet. Modèles de contraintes temporelles pour systèmes polychrones. Journal Européen des Systèmes Automatisés, 43(7):725-739, 2009. (détails)
  5. Frédéric Mallet, Charles André, Robert de Simone. CCSL: specifying clock constraints with UML/Marte. Innovations in Systems and Software Engineering, 4(3):309-314, 2008. (détails) doi

Academic Journals (National audience)

  1. Charles André, Frédéric Mallet. Les modèles de temps de MARTE et CCSL. Génie Logiciel, 89(89):44-49, Juin 2009. (détails) download

Books and Book Chapters

  1. F. Mallet. Logical Time @ Work for the Modeling and Analysis of Embedded Systems
    Habilitation thesis. LAP LAMBERT Academic Publishing, 124 pages, ISBN: 978-3-8433-9388-1, January 2011.
  2. Charles André, Julien DeAntoni, Frédéric Mallet, Robert de Simone. The Time Model of Logical Clocks Available in the OMG MARTE Profile. Sandeep K Shukla, Jean-Pierre Talpin (eds.), Chap. 7, In Synthesis of Embedded Software: Frameworks and Methodologies for Correctness by Construction Software Design, Springer Science + Business Media, Juin 2010. (détails) doi
  3. Frédéric Mallet, Robert de Simone. MARTE vs. AADL for Discrete-Event and Discrete-Time Domains. In Embedded Systems Specification and Design Languages, Martin Radetzki (ed.), Vol. 36, Chap. 2, pp. 27-41, LNEE, Springer, Mai 2009. (détails) doi
  4. Charles André, Frédéric Mallet, Robert de Simone. Modeling of AADL data-communications with UML Marte. In Embedded Systems Specification and Design Languages, Eugenio Villar (ed.), Vol. 10, Chap. 11, pp. 150-170, LNEE, Springer, Mai 2008. (détails) doi

International Conferences


  1. Marie-Agnès Peraldi-Frati, Arda Goknil, Julien Deantoni, Johan Nordlander. A timing model for specifying multi clock automotive systems. The Timing Augmented Description Language V2. ICECCS 2012 : International Conference on Engineering of Complex Computer Systems, Jul 2012, Paris, France. IEEE, Proceeding of the 17th ICECCS conference, 10 p.
  2. Julien Deantoni, Frédéric Mallet. TimeSquare: Treat your Models with Logical Time. Carlo A. Furia, Sebastian Nanz. TOOLS - 50th International Conference on Objects, Models, Components, Patterns - 2012, May 2012, Prague, Czech Republic. Springer, Objects, Models, Components, Patterns, 7304, pp. 34-41, Lecture Notes in Computer Science - LNCS. <http://dx.doi.org/10.1007/978-3-642-30561-0_4>
  3. Gascon Régis, Mallet Frédéric, Deantoni Julien. Logical time and temporal logics: comparing UML MARTE/CCSL and PSL. 18th International Symposium on Temporal Representation and Reasoning (TIME'11), September 2011, Lubeck, Germany.BibTex
  4. Garcés Kelly, Deantoni Julien, Mallet Frédéric. A Model-Based Approach for Reconciliation of Polychronous Execution Traces. SEAA 2011 - 37th EUROMICRO Conference on Software Engineering and Advanced Applications, August 2011, Oulu, Finland. Elseviergarces_deantoni_mallet_SEAA2011.pdf BibTex
  5. Gomez Carlos, Deantoni Julien, Mallet Frédéric. Semantic Multi-View model for Low-Power. Journées nationales IDM, CAL, et du GDR GPL, June 2011, Lille, France. pp. 19actionsIDM.pdf BibTex
  6. Peraldi-Frati Marie-Agnès, Deantoni Julien. Scheduling Multi Clock Real Time Systems: From Requirements to Implementation. International Symposium on Object/Component/Service-oriented Real-time Distributed Computing, March 2011, Newport Beach, United States. IEEE computer society, IEEE international Symposium on Object/Component/service Oriented Real-Time Distributed Computing, pp. 50; 57. <http://dx.doi.org/10.1109/ISORC.2011.16>isorc2011.pdf BibTex
  7. Le Tallec Jean-François, Deantoni Julien, De Simone Robert, Ferrero Benoît, Mallet Frédéric, Maillet-Contoz Laurent. Combining SystemC, IP-XACT and UML/MARTE in model-based SoC design. Workshop on Model Based Engineering for Embedded Systems Design (M-BED 2011), March 2011, Grenoble, France.M-BED_2011_fullpaper.pdf BibTex
  8. Glitia Calin, Deantoni Julien, Mallet Frédéric. Logical time at work: capturing data dependencies and platform constraints. Forum for Design Languages (FDL), September 2010, Southampton, United Kingdom. Proceedings of the 2010 Forum on specification & Design Languages, pp. 240-246. <http://www.ecsi.org/fdl2010/fdl-2010-proceedings/>fdl2010-hal.pdf BibTex
  9. André Charles, Mallet Frédéric, Deantoni Julien. VHDL Observers for Clock Constraint Checking. Symposium on Industrial Embedded Systems, July 2010, trento, Italy. IEEE computer society. <http://dx.doi.org/10.1109/SIES.2010.5551372>BibTex
  10. Deantoni Julien, Mallet Frédéric, Thomas Frédéric, Reydet Gonzague, Babau Jean-Philippe, Mraidha Chokri, Gauthier Ludovic, Rioux Laurent, Sordon Nicolas. RT-simex: retro-analysis of execution traces. Gruia-Catalin Roman, Kevin J. Sullivan. SIGSOFT FSE, November 2010, Santa Fe, United States. Proceedings of the 18th ACM SIGSOFT International Symposium on Foundations of Software Engineering, ISBN 978-1-60558-791-2, pp. 377-378. <http://dx.doi.org/10.1145/1882291.1882357>BibTex
  11. Aamir Mehmood Kahn, Frédéric Mallet, Charles André, Robert de Simone. IP-XACT Components with Abstract Time Characterization. In Forum on specification, verification & Design Languages, FDL'09, Septembre 2009. (détails)
  12. Charles André, Frédéric Mallet. Specification and Verification of Time Requirements with CCSL and Esterel. In Int. Conf. on Languages Compilers, and Tools for Embedded Systems (LCTES'09), Christoph Kirsch, Mahmut Kandemir (eds.), Volume 44, Pages 167-176, Dublin, Ireland, Juin 2009. (détails) doi
  13. Frédéric Mallet, Charles André, Julien Deantoni. Executing AADL models with UML/Marte. In Int. Conf. on Engineering of Complex Computer Systems (ICECCS'09 - UML&AADL'09), Pages 371-376, Potsdam, Germany, Juin 2009. (détails) doi
  14. Frédéric Mallet, Charles André. On the semantics of UML/Marte Clock Constraints. In Int. Symp. on Object/component/service-oriented Real-time distributed Computing (ISORC'09), RR-6545, Pages 301-312, Japan, Tokyo, Mars 2009. (détails) doi
  15. Frédéric Mallet, Marie-Agnès Peraldi-Frati, Charles André. Marte CCSL to execute East-ADL Timing Requirements. In Int. Symp. on Object/component/service-oriented Real-time distributed Computing (ISORC'09), Pages 249-253, Japan, Tokyo, Mars 2009. (détails) doi
  16. Su-Young Lee, Frédéric Mallet, Robert de Simone. Dealing with AADL end-to-end Flow Latency with UML MARTE. In 13th Int. Conf. on Engineering of Complex Computer Systems (ICECCS'08), RR-6402, Pages 228-233, Belfast, Northern Ireland, Avril 2008. (détails) doi
  17. Charles André, Frédéric Mallet, Robert de Simone. Modeling Time(s). In 10th Int. Conf on Model Driven Engineering Languages and Systems (MODELS '07), LNCS, Pages 559-573, Nashville, TN, USA, Septembre 2007. (détails) doi
  18. Charles André, Frédéric Mallet, Robert de Simone. Time Modeling in MARTE. In Forum on specification and Design Languages (FDL'07), Pages 268-273, Barcelona, Spain, Septembre 2007. (détails)
  19. Charles André, Arnaud Cuccuru, Jean-Luc Dekeyser, Robert de Simone, Cédric Dumoulin, F. Forget, Thierry Gautier, Sébastien Gérard, Frédéric Mallet, Ansgar Radermacher, Laurent Rioux, Thierry Saunier, Yves Sorel. MARTE: a New OMG Profile RFP for the Modeling and Analysis of Real-Time Embedded systems. In DAC 2005 - Workshop on UML for SoC, Anaheim, USA, Juin 2005. (détails)

Invited Conferences

  1. Frédéric Mallet. MARTE: The OMG UML2 Profile for Modeling and Analysis of Real-Time and Embedded systems. Keynote speaker, Sophia Antipolis MicroElectronics Forum, Septembre 2009. (détails)
  2. Frédéric Mallet, Robert de Simone. MARTE: A Profile for RT/E Systems Modeling, Analysis (and Simulation?). In Int. Conf. on Simulation Tools and Techniques for Communications, Networks and Systems (SIMUTools'08), Pages 1-8, Marseille, France, Mars 2008. (détails) doi

Research Reports

  1. Charles André. Syntax and Semantics of the Clock Constraint Specification Language (CCSL). Rapport de recherche INRIA, No 6925, 2009. (more) download
  2. Charles André, Frédéric Mallet. Combining CCSL and Esterel to specify and verify time requirements. Rapport de recherche INRIA, No 6839, 2009. (détails) download
  3. Su-Young Lee, Frédéric Mallet, Robert De Simone. Dealing with AADL End-to-end Flow Latency with UML MARTE. Research Report INRIA, No 6402, 2008. (détails) download
  4. Frédéric Mallet, Charles André. UML/MARTE CCSL, Signal and Petri nets. Research Report INRIA, No 6545, 2008. (détails) download
  5. Frédéric Mallet, Marie-Agnès Peraldi-Frati, Charles André. Marte CCSL and East-ADL2 Timing Requirements. Research Report INRIA, No 6781, 2008. (détails) download
  6. A. Mehmood Kahn, F. Mallet, C. André, R. de Simone. MARTE Timing requirement and SPIRIT IP-XACT. Research Report INRIA, No 6647, Septembre 2008. (détails) download
  7. Charles André, Frédéric Mallet. Clock Constraints in UML MARTE CCSL. Research Report INRIA, No 6540, Mai 2008. (détails) download
  8. Charles André, Frédéric Mallet, Robert de Simone. Modeling Time(s) in UML. Research Report I3S, No 16, Mai 2007. (détails)
  9. Charles André, Frédéric Mallet, Marie-Agnès Peraldi-Frati. A Multiform Time Approach to Real-Time System Modeling: Application to an Automotive System. Research Report I3S, No 14, Avril 2007. (détails)

Misc

  1. Deantoni Julien, Mallet Frédéric, André Charles, Thomas Frédéric. Logical time @ work: the RT-Simex project. Sophia Antipolis Formal Approach, April 2011, Sophia, France. 2010. <http://www-sop.inria.fr/oasis/SAFA/Safa2010/04_DeAntoni_SAFA2010_final.pdf> deantoni_SAFA_2010.pdfBibTex
  2. Julien Deantoni, Frédéric Mallet, Charles André, Benoît Ferrero. TimeSquare, on the Formal Execution of UML and DSL models. Avril 2009. (détails) download
  3. Benoît Ferrero, Charles André, Frédéric Mallet, Robert de Simone. TimeSquare: a software environment for timed systems. Avril 2009. (détails) pdf
  4. Benoît Ferrero, Charles André, Frédéric Mallet. TimeSquare : Support du modèle de temps du profil UML pour les systèmes temps réel et embarqués (MARTE). Agence pour la Protection des Programmes, Février 2009. (détails) download
  5. Charles André, Benoît Ferrero, Frédéric Mallet. TimeSquare: a Multiform Time Simulation Environment. Sophia Antipolis and Formal Analysis Workshop, Décembre 2008. (détails) pdf
  6. Frédéric Mallet, Charles André. UML/MARTE CCSL, Signal and Petri nets. No 6545, Mai 2008. (détails) download
  7. C. André, F. Mallet, A. Mehmood Kahn, R. de Simone. Modeling SPIRIT IP-XACT in UML MARTE. DATE Workshop on MARTE, pp. 35-40, Munich, Germany, Mars 2008. (détails)
  8. Jean-François Le Tallec, Julien Deantoni. Towards a TLM to RTL refinement: a formal approach. October 2009. (more) download