


MARTE Time Model

AOSTE

F. Mallet – 06/03/08

- **OMG UML2 Profile for Modeling and Analysis of Real-Time and Embedded systems**
 - OMG Adopted Specification (ptc/07-08-04) => FTF



- **From antiquity to nowadays**
 - Several models of time (philosophy, religion, science)
- **In Real-time and Embedded Systems**
 - Multiple time domains (multicore, NoC, low power)
 - Highly heterogeneous: unify multiple models in a single framework (MoCC)
 - ⇒ Theory of tag systems [Lee & Sangiovanni-Vincentelli]
- **In MARTE**
 - Simple mechanisms to deal with “classical” time issues
 - Advanced mechanisms to build your own MoCC

- **SPT, UML 2 and Time**
 - UML::CommonBehaviors::SimpleTime
- **the MARTE Time domain view**
 - a.k.a. the MARTE Time meta-model
 - Concepts and relationships
- **the MARTE Time sub-profile**
 - a.k.a. UML view
- **Usage of the Time sub-profile**

- **OMG UML profile formal/05-01-02 (v1.1)**

- **Based on UML 1.4**

To be aligned to UML 2

- **Dealing with time and resources**

- **Quantitative time information**

Metric time

- **Concepts**

- Instant, duration
- Event bound to time, stimuli

- **Timing mechanisms & services**

- UML2 adds new metaclasses to represent
 - Time (TimeEvent)
 - Duration
 - Observation: TimeObservation and DurationObservation
 - Some forms of time constraints
- Simple (even simplistic) model of time
- Advice: *Use a more sophisticated model of time provided by an appropriate profile, if needed.* [UML superstructure, chapter 13]

e.g., MARTE

- **SPT, UML 2 and Time**
 - UML::CommonBehaviors::SimpleTime
- **the MARTE Time domain view**
 - a.k.a. the MARTE Time meta-model
 - Concepts and relationships
- **the MARTE Time sub-profile**
 - a.k.a. UML view
- **Usage of the Time sub-profile**



■ Time structure =

set of time bases + time structure relations


→ Partially ordered set of instants

■ Access to time = Clock

■ Principle: associate Clocks with model elements

- Behavioral elements → TimedEvent, TimedProcessing
- Constraints → TimedConstraint
- Data types and values → TimedValue

Time Structure



MultipleTimeBase =
set of TimeBases +
Hierarchy +
Constraints

TimeBase =
oset of instants

TimeStructureRelation


TimeBaseRelation

TimelInstantRelation

Relationships over
TBs


Relationships over
instants of different
TBs

Access to Time: Clock




Chronometric/Logical Clocks

Two kinds of clocks



Time Values

A TimeValue has a unit
(default= clock unit)




A TimeValue must
reference a clock

Instant/Duration two
distinct concepts


Timed Entities: TimedElement

The unifying concept: a **TimedElement** = a **ModelElement** + a **Clock**




Timed Entities: TimedEvent


occurrences



events



Timed Entities: TimedProcessing



- **SPT, UML 2 and Time**
 - UML::CommonBehaviors::SimpleTime
- **the MARTE Time domain view**
 - a.k.a. the MARTE Time meta-model
 - Concepts and relationships
- **the MARTE Time sub-profile**
 - a.k.a. UML view
- **Usage of the Time sub-profile**



Central stereotypes: ClockType & Clock

Chronometric clock → "physical" time; units ∈ {s,ms,us,...}

Logical clock → any repetitive event; units ∈ {tick} U PhysicalUnits


- Accepted units
- Default unit

Stereotype properties:
Special semantics

- + optional
- set of properties
- set of operations

	nature	discrete	dense
isLogical	discrete	dense	
true	Logical clock	Not used	
false	Chronometric clock	discrete	dense


Clock and TimedElement



Notice that this abstract stereotype has no base metaclass

TimedValueSpecification

- Dedicated Language:
 - Clocked Value Specification Language (CVSL)



Time Values: Concrete syntax

Examples of Clocked value expressions

Simple time values

(value=3.5, unit=ms, onClock='idealClk');

3.5 ms on **idealClk**;

tuple, a la VSL

short form

Homogeneous expressions

(value=1.5, unit=ms, onClock='idealClk') +

(value=150, unit=us, onClock='idealClk');

→ (value=1650, unit=us, onClock='idealClk')

Can be evaluated,
because convFactor
between units

Heterogeneous expressions


min (15 tick on **prClk**, 5 ms on **idealClk**);

Clock relation between
prClk and **idealClk** must
be provided

Additional capabilities with VSL

- Occurrence number, jitter,...
- but implicitly on **idealClk**

TimedObservation




Extending the SimpleTime Observation metaclasses

Time specific languages:VSL Time Constraints


$t_0[i]$ denotes the i-th occurrence of




t_0 : observation of the message: start




t_0 is periodic, period 100ms with a jitter less than 5ms




TimedProcessing



TimedConstraint & ClockConstraint



Clock Constraint Specification



Pre-defined Clock Constraints

Each relation has a mathematical specification

- **SPT, UML 2 and Time**
 - UML::CommonBehaviors::SimpleTime
- **the MARTE Time domain view**
 - a.k.a. the MARTE Time meta-model
 - Concepts and relationships
- **the MARTE Time sub-profile**
 - a.k.a. UML view
- **Usage of the Time sub-profile**



Chronometric Clocks (1)

How to specify chronometric clocks



```

« clockType »
{ nature = discrete, unitType = TimeUnitKind,
  resolAttr=resolution, getTime = currentTime }
Chronometric

resolution: Real {readOnly}

currentTime( ): Real
  
```

```

« clockType »
{ nature = dense, unitType = TimeUnitKind,
  getTime = currentTime }
IdealClock


currentTime( ): Real
  
```

Imported from
MARTE::TimeLibrary

An user's defined
ClockType

Chronometric Clocks (2)


Specifying NFP of (non ideal) chronometric clocks



Logical Clocks (1/4)

How to specify logical clocks:

1) Start with a standard UML class diagram




Logical Clocks (2/4)

2) Apply MARTE stereotypes



Commercial use strictly prohibited.

The pid code is triggered by tev and takes 45 cycles of Processor




Event tev is periodic on idealClock, the period is the value of the controller's attribute

The class Processor is stereotyped by ClockType


3) Instantiate user's model elements

An **instance of the system** with an instance of Processor supporting two instances of Controller



Each controller instance has its own period

4) Introduce clock (by stereotyping)



This clock constraint binds processor clock cycle to physical time, taking account of the power mode

Automotive application

For ignition and injection, the position of the camshaft or the crankshaft is a “natural” **reference frame** for events and behaviors.

=> Define logical clocks dealing with angular positions.

Another example of logical clocks

Note the possible use of an OCL rule

(3) optional define the labeling function

(2) define a clock type

```
{ context AngleClock::angle(k:Integer); Real;
  angle = ( offset + (k - 1) * resolution )
    rmod maximalValue }
```

```
« clockType »
{ nature = discrete, isLogical,
  timeUnit =AngleUnitKind,
  resolAttrib = resolution,
  offsetAttrib = offset,
  maxValAttrib = maximalValue,
  indexToValue = angle }
AngleClock
```

```
resolution: Real
offset: Real
maximalValue: Real
angle(k:Integer): Real
```

```
« enumeration »
AngleUnitKind
<<unit>> °CAM
<<unit>> °CRK
```

```
« clock »
{ unit = °CRK }
crkClk:AngleClock
resolution =1.0
offset = 0.0
maximalValue = 720.0
```

```
« clock »
{ unit = °CAM }
camClk:AngleClock
resolution = 1.0
offset = 0.0
maximalValue = 360.0
```

(1) define a set of units

(4) instantiate clocks




Multiform time (2/4)

Example of usage of an “AngleClock”



Stereotyped State Machine.
Makes reference to a Clock

Reference to a (logical) clock, the unit of which is °CAM (elsewhere defined)




A transition

A trigger

Semantics:
90 °CAM after entering state
Compression leave this state and enter state Combustion

Multiform time (3/4)

Another example of usage of an “AngleClock”:
Enhanced timing diagram used in specification



crkClk: crankshaft Clock
 °CRK: degree crank

TDC: Top Dead Center
 ITDC: Ignition TDC
 OTDC: Overlap TDC

BDC: Bottom Dead Center
 FBDC: First BDC
 SBDC: Second BDC

IC: Intake closes
 IO: Intake opens
 EC: Exhaust closes
 EO: Exhaust opens

Multiform time (4/4)

Combining logical clocks:

`ck` is an AngleClock used to specify the ignition of a cylinder
`c` is the clock used to specify ignitions in a 4-cylinder engine



Reference MARTE Tutorial – November 2007 – Version 1.0

