





Of AADL and MARTE

AOSTE (I3S/INRIA)

Frédéric Mallet


SAFA – 5 décembre 2007


AADL

- Architecture Analysis & Design Language
 - Avionics/Automotive standard from <u>Society</u> of <u>Automotive</u> <u>Engineers</u>.
 - Design & Analysis of performance-critical RT systems
- Application/Software Components
 - Thread, Thread Group, Process, Subprogram
- Execution Platform Components
 - Bus, Device, Processor, Memory
- Binding
 - Bind Application onto Execution Platform

MARTE

- OMG UML2 Profile for <u>M</u>odeling and <u>A</u>nalysis of <u>R</u>eal-<u>Time and Embedded systems</u>
 - <u>– OMG</u> Adopted Specification (ptc/07-08-04) => FTF






MARTE

- OMG UML2 Profile for <u>M</u>odeling and <u>A</u>nalysis of <u>R</u>eal-<u>T</u>ime and <u>E</u>mbedded systems
 - OMG Adopted Specification (ptc/07-08-04) => FTF


• Time

- Define a Timed Causality Model for UML
- Broad enough to cover several Models of Computation (exercise: Model AADL MoCC)
- Allocation sub-profiles
 - Describe various possible allocations (and their costs)
 - Time analysis needs to cope with communication costs and context switching costs, etc.

An example in AADL




An example in AADL




• Mix of Execution Platform and Software

Case-based definition of the underlying Model of Computation and Communication (MoCC)




6

Delayed Communications




Communication à travers un latch synchrone

Immediate Communications




Communication « instantanée »

Causality problems




- To be deterministic, one must
 - Perform clock computations
 - Define a schedule
 - Compute a Fix-point
- How to deal with the causality problems ?
- Synchronous languages !

A simple sketch hides a complex model



 Most of the model is hidden as text in AADL (formerly MetaH)



Summary of Issues (and solutions)


- Mix of Execution Platform and Software
 - Separate them, use Allocation to associate costs
- Case-based definition of the underlying Model of Computation and Communication (MoCC)
 - Make It Explicit
- Do not deal with the causality problems
 - Use well-known solutions

... from synchronous languages


- Most of the model is hidden as text
 - Make the time a first-class citizen

UML and MARTE

- Application (pure causal/untimed relations)
 - UML Activity Diagrams



- Different queuing policies (event, event-data, data) ?





With queues (event or event-data)

Without queues (data) 12

UML and MARTE


- Software Resources (OS, middleware, ...)
 - UML Composite Structure Diagrams






UML and MARTE

- Execution platform
 - Composite Structure Diagrams





AADL Hardware Components			MARTE Library for AADL		
< <hwprocessor>> Processor</hwprocessor>	< <hwmemory>> Memory</hwmemory>		wDevice>> Device : NFP_Duration	< <hwbus>> Bus</hwbus>	


Allocation in MARTE




15











Clock Constraint Specification






20

Timing analysis results

UML Timing Diagrams



End-to-End Flow Latency = Ds.latency + flow latency + Da.latency

Flow latency_{Worst-Case} = t1.period + k1 * t3.period + t3.deadline

Flow Latency_{Best-Case} = t1.period + k^2 * t3.period + t3.MinExecTime ($k^2 \le k^1$) ² Latency jitter = t3.deadline – t3.MinExecTime + (k^1-k^2)*t3.period

Conclusion

- MARTE is under revision by FTF
 - Public issues up to December, 21st
- MARTE annex A
 - Guidelines about AADL and East-ADL2 (AutoSAR)
- MARTE as a language to support MoCC definition
- Give a Timed Causality Model to UML