

An Interactive System Level Simulation Environment for Systems-On-Chip

Daniel Knorreck, Ludovic Apvrille, Renaud Pacalet

daniel.knorreck@telecom-paristech.fr





The DIPLODOCUS Profile

- IDE: TTool
- Fast and Interactive Simulation Capabilities
- Conclusions and Future Work



slide 2



slide 3

The DIPLODOCUS Profile



Daniel Knorreck

Context: Design Space Exploration

Definition:

Process of **assessing several functionally equivalent implementations** of a system with the objective to identify an optimal solution with respect to given metrics

- Metrics could be:
 - performance related (end to end delay, compliance with deadlines,...)
 - power/energy consumption
 - cost (in terms of money, silicon area, dev. time)
- Carried out at early design stages → only high level models of system exist



slide 4

- Intended for High Level Modeling of Systems-On-Chip
- Introduces abstraction to deal with complexity
- Comprises formal semantics needed for formal analysis
- Abstraction level leverages efficient System
 Level Simulation
- Major goal: Design Space Exploration



slide 5

DIPLODOCUS UML Profile II

Clear separation between


- Application
- Architecture
- Mapping
- Data abstraction
- Abstract control flow representation

The environment is based on


- UML as modeling language
- LOTOS and UPPAAL for **formal analysis**
- SystemC/C++ for **simulation**



DIPLODOCUS Methodology



DIPLODOCUS: Task Diagram (App. Model)



三選問


DIPLODOCUS: Task Behavior (App. Model)

- A behavior must be provided for each task
 - UML activity diagram
 - Usual control operators
 - Loops
 - Choices
 - Channel operators
 - Write x samples in a channel
 - Read x samples from a channel
 - Events operators
 - Send, receive an event
 - Test whether an event may be received
 - Select between events
 - Requests
 - Send a request






DIPLODOCUS: Task Behavior (App. Model)



DIPLODOCUS: Mapping (Architecture Model)





IDE: TTool



ΤΤοο

The TURTLE Toolkit

An open source toolkit provided by




slide 12

Daniel Knorreck

TTool in a Nutshell

TTool enables you to:




- Use UML to draw your applications, architecture and mapping
- Verify the syntax of your models
- Simply **Simulate** by executing your models without writing a single line of code
- **Perform formal proofs** at the push of a button, no expertise in temporal logics needed



slide 13

Work Flow with TTool





Fast and Interactive Simulation Capabilities



Daniel Knorreck


slide 15

Simulation Strategy in a Nutshell

- Modeling methodology relies on both control flow abstraction and data abstraction.
- Simulation strategy should leverage this high level description for performance reasons.
- Coarse grained simulation strategy required based on transactions spanning several clock cycles.
- Thus, HW components have their own local simulation time.
- Synchronization of clocks is accomplished by passing transactions to involved components



Time stamp policy for Transactions






Daniel Knorreck

slide 17

Interactive simulation environment



Simulation commands I

Several conditional run commands

- x time units, x transactions, x commands
- Device based (CPU, Memory, Bus)
- Application based (Task, Channel)
- To next random choice (user may influence execution)
- Until condition is fulfilled

Information retrieval about simulation

 Read characteristic state variables of hardware/application elements, benchmarks,...



Simulation commands II

Manipulate application entities

- Write samples/events in channel
- Set task variables
- Generation of traces
 - For output in HTML, VCD and text format
- Save and Restore simulation states
- Break point management
 - Add, remove, enable, disable breakpoints



Conditional run commands

- Commands comprise a condition expressed in terms of local variables of a specific task, for example: x == y+1
- Condition is transmitted to the simulation environment
- Simulator compiles condition
- Code is **embedded as a shared library**
- Task commands which modify variables will invoke a condition function



slide 21




slide 22

🚏 App 🛛 🔁 Mapping 🎽	图 AppC I P DIPLODOCUS Archite	cture				
🚏 TML Task Diagram 🦷	ई _न InterfaceDevice हेन् smartCard	😽 TCP_IP_SC 🛛 😽 Application 🛛 😽 Timer				
			¢ 🕸 🗉			
-	🛃 Interactive simulation				_ _ _ X	
9 60	Commands			Simulation information		
	Control Text command	s Save trace Save / restore state		🗰 CPUs 🛛 🛲 Memories	↔ Bus	
			T N	E Tasks	Tasks variables	
4			LOCHRN	Options	Breakpoints	
activation() ₆₃	Command parameter:				Variable name Variable IE	
F	CPUs:	cpu0 (1)	-	AppInterfac 2 i	6	
	Busses:	defaultBus (255)	-	AppTCP_IP_SC 16 s AppTCP_IP_SC 16 s	eq 19 20	
	Memories:	defaultMemory (254)	-	App_TCP_IP_SC 16 i	21	
evt	Tasks:	AppApplication (29)	-	App_TCP_IP_SC 16 a App_Timer 31 >	·	
reset0	Channels:	AppfromAtoT (39)	-	App_smartCard 8 j	14	
_evt ¥		L				
answerToReset()						
ev						
	🖗 Update variables					
		Status: ready Time: 0				
	Server> Simulator status notifica Server> Simulator status notifica				<u> </u>	
	Server> Simulator status notifica	tion: command successful				
	Server> Simulator status notifica Server> Component information:					
	Server> Component information:	command successful				
	Server> Component information: Server> Component information:					
	Server> Component information:					
	Server> Server: error 0 Server> Component information:	command successful				
	Server> Component information:	command successful				
	Server> Hash Value Notification:	command successful				
	*** Simulated model is the one c	urrently loaded under TTool ***				
	T					
		Connect to simulator	and quit	Quit simulation window		
	Pup until a CPU, given as parameter	r executes Works only if the simulator is "ready"				

TELECOM Paris

18111

Simulation I - Outcomes




Generates SystemC code from TML Design diagrams



File Edit Search Time Markers View Help	lp	
Drop completed. Dragging 11 traces. Drop completed.	Zoom Page Fetch Disc Shift Maximum Time Image: Shift Image: Shift From: 0 sec 18 ns Image: Shift Image: Shift To: 18 ns Current Time Image: Shift Image: Shift Image: Shift Image: Shift	
Signals	Waves	
Time) 6 ns 12 ns 18 ns	
Simulation.Bus2[2:0]		
Simulation.BusCommon[2:0]	\$000 \$010 \$001 \$000 \$001 \$000 \$001 \$000 \$001 \$000 \$001	
Simulation.CPU0[2:0]	\$001 \$010 \$010 \$010 \$010 \$010 \$010 \$010	
Simulation.CPU1[2:0]	\$001 \$010 \$000 \$010 \$010 \$010 \$000 \$000	
Simulation.Clock[31:0]	50000000	
Simulation.DIPLODOCUSDesignTMLTask_0[2:0]	\$001 \$010 \$000 \$001 \$000 \$000 \$001	
Simulation.DIPLODOCUSDesignTMLTask_1[2:0]	1 101 1010 1010 1010 1010 1010 1010 10	
Simulation.DIPLODOCUSDesignTMLTask_2[2:0]	<u>\\$000 \\$001 \\$010 \</u>	
Simulation.DIPLODOCUSDesignTMLTask_3[2:0]	\$000 \$001 \$010 \$000 \$001 \$010 \$001	
Simulation.defaultBus[2:0]	<u>kooo</u>	
Simulation.Bus1[2:0]	<u>\\$000 \\$010 \\$000 \\$000 \\$001 \}</u>	
	0 5 10	
Fr		
N/ -		
	Scheduling for device: Bus2	
	Scheduling for device. Busz	
Scheduling for device: (
consuming for dovider e	0 5 10 15	
0 5 10		
	Schoduling for dovico: BusComm	on

	DIPLODOCUSDesign_TMLTask_2	DIPLODOCUSDesign_TMLTask_1
13	Action a=5	

Scheuunng





slide 24



slide 25

Conclusions and Future Work



Daniel Knorreck

Conclusions

Implementation of a simulation environment

- Leverages efficiently the characteristics of the UML high level description by aggregating clock cycles
- Interactivity allows for
 - Debugging applications
 - Accessing intermediate simulation results
 - Returning to previous system states
 - Enhancing the coverage of the simulation by exploring several possible executions



Future Work

- Verification of functional requirements during simulation (an appropriate language has already been proposed)
- Automatic and guided exploration of several alternative executions
- Tracking recurring system states of different executions
- Technical improvements of the simulator and refinement of semantics of HW nodes



Thank you for your attention!

Questions





slide 28