

Formal refinement -- Embedded system

Hocine Mokrani

LABSOC (Telecom-ParisTech)

hmokrani@telecom-paristech.fr

Sophia Antipolis

12-10-2011



Objective

Our work aims

to improve the **architecture exploration** phase in order to produce **reliable SoC systems** using **formal methods**.


Plan

- Exploration architecture.
- Our approach For EA.
- Illustration.
- Conclusion.


Architecture Exploration

Select from the different architectural alternatives the one that has the best answer to the objectives and requirements set (The good functioning of the system, Optimum performance).


Architecture Exploration methodology




Refinement problem



Formalisation



Models



Semantics

1

- Trace
- $P1 \sqsubseteq_{\text{Trace}} P2 \Leftrightarrow \text{Trace}(P2) \subseteq \text{Trace}(P1)$

2

- Complet Trace
- $P1 \sqsubseteq_{\text{CTrace}} P2 \Leftrightarrow \text{Ctrace}(P2) \subseteq \text{Ctrace}(P1)$

3

- Failure
- $P1 \sqsubseteq_{\text{Failure}} P2 \Leftrightarrow \text{Failure}(P2) \subseteq \text{Failure}(P1)$


4

- Readiness
- $P1 \sqsubseteq_{\text{Readiness}} P2 \Leftrightarrow \text{Readiness}(P2) \subseteq \text{Readiness}(P1)$

[1] J.R van Glabbeek, *The linear time-branching time spectrum I; the semantics of concrete, sequential processes. In Handbook of process Algebra, chapitre1, pages 3-99, Elsevier, 2001*

12/10/2011

Transformation in action




Task Modeling Language (TML)

- ✓ Abstract architectural details.
- ✓ Abstract calculation data.
- ✓ TML Modeling the system by a tasks network communicating via channels.
 - **Task:** “Calculus/communication” Instructions, variable Setting, Tests and loops.
 - **Channels:**
 - Channels: BR-NBW, NBR-NBW, BR-BW
 - Events: FIFO fini, FIFO infini.
 - Requests: FIFO infinie.

Example of real Application



Example of real Application



- **CCD** : simulate the capture of picture. (picture generator)
- **CCDPP** : pixels Adjustment.
- **CODEC**: picture compression.
- **CNTRL**: system control and data routing.
- **UART**: simulate data exchange with external peripheral.

TML application

- **Channel** Image1 , CCD,CCDPP,1;
- **Channel** Image2,CCDPP,CNTRL,1;
-
- **Event** Start1, CNTRL,CCDPP,1;
- **Event** Start2 , CCDPP,CCD,1;

- **Task CCD** {
 Wait(Start2);
 Exec;
 write(Image1);
}

- **Task CODEC**
{
 Repeat(N times)
 Repeat(M times)
 Read(Block);
 Exec;
 write(Block);
 Endrepeat
 Endrepeat
}

- **Task CCDPP**{
 Wait(Start1);
 Notify(Start2);
 Read(Image1);
 Exec;
 write(Image2);
}

- **Task UART**
{
 Read(Image3);
 Exec;
}

- **Task CNTRL**
{
 Notify (Start1);
 Read(Image2);
 Repeat(N times)
 Repeat(M times)
 Write(Block1);
 Read(Block2,);
 Exec;
 Endrepeat
 Endrepeat
 write(Image3);
}

TML application

- **Channel** Image1 , CCD,CCDPP,1;
- **Channel** Image2,CCDPP,CNTRL,1;
-
- **Event** Start1, CNTRL,CCDPP,1;
- **Event** Start2 , CCDPP,CCD,1;


- **Task** CCD {
 Wait(Start2);
 Exec;
 write(Image1);
}

- **Task** CODEC
{
 Repeat(N times)
 Repeat(M times)
 Read(Block);
 Exec;
 write(Block);
 Endrepeat
 Endrepeat

- **Task** CCDPP{
 Wait(Start1);
 Notify(Start2);
 Read(Image1);
 Exec;
 write(Image2);
}

- **Task** CNTRL
{
 Notify (Start1);
 Read(Image2);
 Repeat(N times)
 Repeat(M times)
 Write(Block1);
 Read(Block2,);
 Exec;
 Endrepeat
 Endrepeat
 write(Image3);
}

Architecture



Mapping

Platform = Architecture \oplus Application





Illustration example

```
CHANNEL Buffer, BRBW, 1
```


```
TASK Task1{  
channel Buffer:output  
  REPEAT  
    EXEC  
    WRITE buffer  
  ENDREPEAT  
}
```

```
TASK Task2{  
  channel Buffer:input  
  REPEAT  
    READ Buffer  
  EXEC  
  ENDREPEAT  
}
```


Illustration example



Global model of application



Architecture and mapping




Abstract Model VS Concrete Model

- **Abstract action \triangleq (One/Sequence) Concrete action**

Read \triangleq CheckSignalData; LoadData; SignalRoom.

- **Combinatory Abstract action \triangleq Combinatory Concrete action**

Read; Exec \triangleq CheckSignalData; LoadData; SignalRoom




- **Semantic correspondence**

Read \mapsto LoadData,


Write \mapsto StoreData,

Exec \mapsto Exec


Application on architecture



Global model of platform



Refinement analysis




$Sys1 \sqsubseteq_{ICTrace} Sys2$

$Sys1 \not\sqsubseteq_{Failure} Sys2$

$Sys1 \not\sqsubseteq_{Readiness} Sys2$

Application



Platform

Model	Proof
-------	-------

Application

*/*TML specification*/*

Architecture

*/*Interconnected Component*/*

Mapping

*/*mapping roles*/*

*/*Platform = Architecture \oplus Application*/*

Requirement

*/*Properties description (LTL ,CTL, ACTL.....)*/*

Model	Proof
-------	-------

Application

Tasks : (Task1, Task2)

Canals: Buffer

....

Mapping

PEs: CPU1 <- Task1 ; CPU2 <- Task2

CEs: ...

Requirement:

$P1: \text{Write} \Rightarrow \mathbf{X}(\neg \text{Write} \mathbf{U} \text{Read})$

$P2: \mathbf{EF}(\text{Read} \wedge \mathbf{AX}(\text{Exec1} \Rightarrow (\mathbf{EX} \text{Write} \wedge \mathbf{EX} \text{Exec2})))$

Model	Proof
-------	-------

Requirement:

Application

$P1: \mathbf{F} \text{ Write} \Rightarrow (\neg \text{Write } \mathbf{U} \text{ Read})$

$P2: \mathbf{EF}(\text{Read} \wedge \mathbf{AX} \text{ Exec1}) \Rightarrow (\mathbf{EX} \text{ Write} \wedge \mathbf{EX} \text{ Exec2})$

Platform

$P1: \mathbf{F} \text{ StoreData} \Rightarrow (\neg \text{StoreData } \mathbf{U} \text{ LoadData})$

$P2: \mathbf{EF}(\text{LoadData} \wedge \mathbf{AX} \text{ Exec1}) \Rightarrow (\mathbf{EX} \text{ StoreData} \wedge \mathbf{EX} \text{ Exec2})$



Model	Proof
-------	-------

Requirement:

Application

$P1: \mathbf{F} \text{ Write} \Rightarrow (\neg \text{Write} \mathbf{U} \text{ Read})$

$P2: \mathbf{EF}(\text{Read} \wedge \mathbf{AX} T1.\text{Exec}) \Rightarrow (\mathbf{EX} \text{Write} \wedge \mathbf{EX} T2.\text{Exec})$

Platform

$P1: Sys1 \sqsubseteq_{\text{ICTrace}} Sys2$

$P2: Sys1 \not\sqsubseteq_{\text{Readiness}} Sys2$



Conclusion

Our goal is to provide a rigorous framework to assist SoC transformation between different levels.

- Define elementary communication transformations.
- Identify their order.
- Determine the preserved semantics and remaining proof obligation.
- Tool Implementation.

Thank you