

#### Semantic Multi-View Model For Low-Power

Carlos Gómez, Julien DeAntoni, Frédéric Mallet Université Nice-Sophia Antipolis AOSTE Project I3S-CNRS INRIA







## Overview

- Multi-View Concept
- Multi-View System Design
- Multi-View Control Specification
- Multi-View Power Analysis
- Conclusions and Future Work









# **Multi-View Concept**

- Split the system design in various concerns according to the domain:
  - Helps domain expert to focus on its own problematic, in its usual language.
  - Helps identifying the configuration possibility of each view.
  - Helps identifying the impact of each view on system requirements.





















12/10/2011







































9



Application View

HW Architectural View

29/09/2011







































![](_page_13_Picture_3.jpeg)

![](_page_13_Picture_4.jpeg)

![](_page_13_Picture_6.jpeg)

![](_page_14_Picture_0.jpeg)

![](_page_14_Figure_2.jpeg)

![](_page_14_Picture_3.jpeg)

![](_page_14_Picture_4.jpeg)

![](_page_14_Picture_6.jpeg)

![](_page_15_Picture_0.jpeg)

![](_page_15_Figure_2.jpeg)

![](_page_15_Picture_3.jpeg)

![](_page_15_Picture_4.jpeg)

![](_page_15_Picture_6.jpeg)

![](_page_16_Picture_0.jpeg)

![](_page_16_Figure_2.jpeg)

![](_page_16_Picture_3.jpeg)

![](_page_16_Picture_4.jpeg)

![](_page_16_Picture_6.jpeg)

![](_page_17_Picture_0.jpeg)

29/09/2011

![](_page_17_Figure_2.jpeg)

![](_page_17_Picture_3.jpeg)

![](_page_17_Picture_5.jpeg)

![](_page_18_Picture_0.jpeg)

![](_page_18_Figure_2.jpeg)

![](_page_18_Picture_3.jpeg)

![](_page_18_Picture_4.jpeg)

![](_page_18_Picture_6.jpeg)

![](_page_19_Picture_0.jpeg)

![](_page_19_Figure_2.jpeg)

![](_page_19_Picture_3.jpeg)

![](_page_19_Picture_4.jpeg)

![](_page_19_Picture_6.jpeg)

![](_page_20_Picture_0.jpeg)

#### Clock Constraint Specification Language (CCSL)

- Formal language to specify the relationship among events (clocks) presented in a system
- Introduced in MARTE (UML Profile)
- *TimeSquare:* CCSL simulation environment
- Multi-View Control Specification:
  - Ports events  $\rightarrow$  Clocks on CCSL
  - Guarantee functional and extra-functional requirements

![](_page_20_Picture_8.jpeg)

![](_page_20_Picture_9.jpeg)

![](_page_20_Picture_11.jpeg)

![](_page_21_Picture_0.jpeg)

# **Control Specification Example**

• "VGA card should be powered on for at least 30 sec. when the CPU requests to print"

![](_page_21_Figure_3.jpeg)

![](_page_22_Picture_0.jpeg)

# **Control Specification Example**

• "VGA card should be powered on for at least 30 sec. when the CPU requests to print"

![](_page_22_Figure_3.jpeg)

![](_page_23_Picture_0.jpeg)

![](_page_23_Figure_2.jpeg)

![](_page_23_Picture_3.jpeg)

![](_page_23_Picture_4.jpeg)

![](_page_23_Picture_6.jpeg)

![](_page_24_Picture_0.jpeg)

![](_page_24_Figure_2.jpeg)

29/09/2011

![](_page_24_Picture_4.jpeg)

![](_page_24_Picture_6.jpeg)

![](_page_25_Picture_0.jpeg)

![](_page_25_Figure_2.jpeg)

![](_page_25_Picture_3.jpeg)

![](_page_25_Picture_4.jpeg)

![](_page_25_Picture_6.jpeg)

![](_page_26_Picture_0.jpeg)

![](_page_26_Figure_2.jpeg)

![](_page_26_Picture_4.jpeg)

![](_page_26_Picture_5.jpeg)

![](_page_26_Picture_6.jpeg)

![](_page_26_Picture_8.jpeg)

![](_page_27_Picture_0.jpeg)

#### **Scheduling Analysis**

![](_page_27_Figure_3.jpeg)

![](_page_27_Picture_5.jpeg)

![](_page_27_Picture_6.jpeg)

![](_page_27_Picture_8.jpeg)

![](_page_28_Picture_0.jpeg)

#### **Scheduling Analysis**

![](_page_28_Figure_3.jpeg)

![](_page_28_Picture_5.jpeg)

![](_page_28_Picture_6.jpeg)

![](_page_28_Picture_8.jpeg)

![](_page_29_Picture_0.jpeg)

#### **Scheduling Analysis**

![](_page_29_Figure_3.jpeg)

![](_page_29_Picture_5.jpeg)

![](_page_29_Picture_6.jpeg)

![](_page_29_Picture_8.jpeg)

![](_page_30_Picture_0.jpeg)

#### **Scheduling Analysis**

![](_page_30_Figure_3.jpeg)

![](_page_30_Picture_5.jpeg)

![](_page_30_Picture_7.jpeg)

![](_page_31_Picture_0.jpeg)

#### **Power Analysis**

![](_page_31_Figure_3.jpeg)

![](_page_31_Picture_4.jpeg)

![](_page_31_Picture_5.jpeg)

![](_page_31_Picture_7.jpeg)

![](_page_32_Picture_0.jpeg)

29/09/2011

## **System Design Analysis**

#### **Power Analysis**

![](_page_32_Figure_3.jpeg)

![](_page_32_Picture_4.jpeg)

HELP

![](_page_32_Picture_6.jpeg)

![](_page_33_Picture_0.jpeg)

29/09/2011

## **System Design Analysis**

#### **Power Analysis**

![](_page_33_Figure_3.jpeg)

HELP

![](_page_33_Picture_6.jpeg)

![](_page_34_Picture_0.jpeg)

#### **Power Analysis**

![](_page_34_Figure_3.jpeg)

![](_page_35_Picture_0.jpeg)

# **Conclusions and Future Work**

- We use MARTE/SysML to model systems using multi-views.
- Our model follows a modeling standard and it is independent of the analysis tools.
- We create a transformation engine to analyze Power consumption using Aceplorer tool.
- We use CCSL to specify the control behavior of the Control View.

![](_page_35_Picture_6.jpeg)

![](_page_35_Picture_7.jpeg)

![](_page_35_Picture_9.jpeg)

![](_page_36_Picture_0.jpeg)

![](_page_36_Picture_1.jpeg)

#### Merci!!!

![](_page_36_Picture_3.jpeg)

![](_page_36_Picture_4.jpeg)

![](_page_36_Picture_6.jpeg)