

# Logical Time @ work: the **RT-Simex** project

Julien DeAntoni, Frédéric Mallet, Charles André  
I3S/UNS/INRIA

Frédéric Thomas  
Obeo

SAFA 2010

# Logical Time @ work: the **RT-Simex** project

Julien DeAntoni, Frédéric Mallet,  
I3S/UNS/INRIA

Frédéric Thomas  
Obeo

SAFA 2010

# Logical Time...

- focuses on causal relations between events
- Is independent of the abstraction level
- Is multi-clock (polychronous)
- Provides a partial order between events

*After 23 starts of the computer, a disk check is done*

*The computation duration is 156 processor ticks*

# Logical Time...

- focuses on causal relations between events
- Is independent of the abstraction level
- Is multi-clock (polychronous)
- Provides a partial order between events


*After 23 starts of the computer, a disk check is done*

*The computation duration is 156 processor ticks*

In modern laptop, tick is logical since the processor speed depend on the battery level

# Logical Time...

- focuses on causal relations between events
- Is independent of the abstraction level
- Is multi-clock (polychronous)
- Provides a partial order between events



LOGICAL TIME  
Friedemann Mattern  
Darmstadt University of Technology

# Physical time Time...

- Can be seen as a special case of logical time

*After 5 secondes, it stops...*

$\cong$

*After 5 events of the “second” clock, it stops*

# Logical Time @ work: the **RT-Simex** project

Julien DeAntoni, Frédéric Mallet,  
I3S/UNS/INRIA

Frédéric Thomas  
Obeo


SAFA 2010

# Retro-ingénierie de Traces d'analyse de SIMulation et d'EXécution de systèmes temps-réel

## RT-Simex




# Context : help the designer



Designer

```
void usage (char *name)
{
    printf ("usage:\n");
    printf ("%s -a [-c file",
            name);
    #ifdef LONG
    printf ("[-g] [-G] ");
    #endif
    printf ("[-p what] [-r]
            [-u file (type)]");
    #ifdef LONG
    printf (" [-w love] [-w
            moid] [-z size] ");
    #endif
}
```

Code




Real time  
Multi-task  
execution



Analysis of the  
execution


# Context: execution traces




JumpShot, Vampir,  
Linux Tool Eclipse Project

OTF, VCD


# observations



# RT-Simex objectives



# Processus RT-Simex



# Logical Time @ work: the **RT-Simex** project

Julien DeAntoni, Frédéric Mallet,  
I3S/UNS/INRIA

Frédéric Thomas  
Obeo



SAFA 2010

# MARTE TIME MODEL

- SubProfile of the MARTE UML profile standardized by the OMG (Object Management Group)
  - Reviewed and accepted by the community
  - Implemented in Papyrus, magic draw, etc
  - Under Implementation in other UML tools
- A Domain Model integrated with eclipse and usable with Domain Specific Language


# MARTE TIME MODEL

- The main concept is the **Clock**.
  - It is a way to specify a, possibly infinite, ordered set of instants
  - It can be logical or chronometric, discrete or dense
  - Its type is a ClockType






# MARTE TIME MODEL



# MARTE TIME MODEL

- Sketchy example of its use


User model



# MARTE TIME MODEL

- Sketchy example of its use


User model




# MARTE TIME MODEL

- Sketchy example of its use

User model



MARTE model



*The ordered set of `sendEvent` is bijective with the ordered set of instants of `c1.sendEvent`*

# CCSL

- **Clock Constraint Specification Language**
    - Firstly introduced in the MARTE TIME profile
    - Declarative model-based language integrated with Eclipse
    - Formal semantics (both denotational and operational)
    - Tooled (TimeSquare)
- **Explicitly represents / specifies relations between clocks**

# CCSL (Clock Constraint Specification Language)

## – Relations: dependencies between clocks

- Coincidence → =
- Exclusion → #
- Precedence → <
- Alternance → ~

## – Expressions: a mean to create new clocks from others

- Delay → **delayedFor** *X* **on** *aClock*
- Filtering → *aClock* **filteredBy** *aBinaryWord*
- Union → *aClock* **union** *anotherClock*
- Intersection → *aClock* **inter** *anotherClock*
- Periodicity → **periodicOn** *aClock* **period** *X* **offset** *Y*
- ...



# CCSL (Clock Constraint Specification Language)

- Relations: dependencies between clocks
  - Coincidence → =
  - Exclusion → #
  - Precedence → <
  - Alternance → ~
- Expressions: a mean to create new clocks from others
  - Delay → **delayedFor** *X on aClock*
  - Filtering → *aClock* **filteredBy** *aBinaryWord*
  - Union → *aClock* **union** *anotherClock*
  - Intersection → *aClock* **inter** *anotherClock*
  - Periodicity → **periodicOn** *aClock* **period** *X* **offset** *Y*
- Libraries: user-defined relations and expressions

# CCSL

- Sketchy example of its use

User model




*The ordered set of `sendEvent` is bijective with the ordered set of instants of `c1.sendEvent`*




# CCSL

- Sketchy example of its use



User model



MARTE model




# Graphical formal annotation over a UML model for RT-Simex...



# Simulate and animate the UML/MARTE model in TimeSquare


([http://www-sop.inria.fr/aoste/dev/time\\_square/](http://www-sop.inria.fr/aoste/dev/time_square/))




# Simulate and animate the UML/MARTE model **in TimeSquare** ([http://www-sop.inria.fr/aoste/dev/time\\_square/](http://www-sop.inria.fr/aoste/dev/time_square/))




# Processus RT-Simex




# Processus RT-Simex



# Processus RT-Simex




# Processus RT-Simex








# Processus RT-Simex




# Processus RT-Simex




# A specification and the actual execution




# Processus RT-Simex



# Processus RT-Simex



# Processus RT-Simex




You can simulation both together to see if a violation occurs

# Processus RT-Simex


You can simulation both together to see if a violation occurs

**CCSL**  
assertions

**CCSL**  
specification



# Conclusion





# Conclusion

- Logical Time, via Marte and CCSL is used for
  - The specification the expected behaviour
  - The simulation at the model level of this behaviour
  - The simulation at the model level of the actual behaviour (as monitored during the execution)
  - The comparison between the specified and the actual behaviour