


TEST SCENARIOS GENERATION FOR LOGICAL CONTROLLERS USED IN EDF NUCLEAR POWER PLANTS

Aziz SFAR
Thesis 2022-2025

Supervisors:

- **Dina IROFTI (EDF)**
- **Madalina CROITORU (LIRMM)**


Logic Controllers




Logic Controllers




Logic Controllers




Validation Tests



Validation Tests




Validation Tests




Validation Tests

THE ACTUAL OBSERVED BEHAVIOR OF THE SYSTEM




Validation Tests

THE ACTUAL OBSERVED BEHAVIOR OF THE SYSTEM



Validation Tests


THE ACTUAL OBSERVED BEHAVIOR OF THE SYSTEM



**Functional
Specification
(System Design)**

Validation Tests

THE ACTUAL OBSERVED BEHAVIOR OF THE SYSTEM




A model that describes how the control system should operate.

**Functional
Specification
(System Design)**

THE EXPECTED BEHAVIOR OF THE SYSTEM


Validation Tests

THE ACTUAL OBSERVED BEHAVIOR OF THE SYSTEM




A model that describes how the control system should operate.

**Functional
Specification
(System Design)**




Program



THE EXPECTED BEHAVIOR OF THE SYSTEM


Validation Tests

THE ACTUAL OBSERVED BEHAVIOR OF THE SYSTEM



A model that describes how the control system should operate.


**Functional
Specification
(System Design)**



THE EXPECTED BEHAVIOR OF THE SYSTEM

Validation Tests

THE ACTUAL OBSERVED BEHAVIOR OF THE SYSTEM



**Functional
Specification
(System Design)**

Test Generation


Input sequence: 0 0 1 / 0 0 0 / 1 0 0

Output sequence: 1 1 1 / 0 1 0 / 0 0 0

THE EXPECTED BEHAVIOR OF THE SYSTEM

Validation Tests

THE ACTUAL OBSERVED BEHAVIOR OF THE SYSTEM



**Functional
Specification
(System Design)**

Test Generation


Input sequence: **0** **0** **1** / 0 0 0 / 1 0 0

Output sequence: **1** **1** **1** / 0 1 0 / 0 0 0

THE EXPECTED BEHAVIOR OF THE SYSTEM

Validation Tests

THE ACTUAL OBSERVED BEHAVIOR OF THE SYSTEM



**Functional
Specification
(System Design)**

Test Generation


Input sequence: 0 0 1 / 0 0 0 / 1 0 0

Output sequence: 1 1 1 / 0 1 0 / 0 0 0

THE EXPECTED BEHAVIOR OF THE SYSTEM

Validation Tests

THE ACTUAL OBSERVED BEHAVIOR OF THE SYSTEM



**Functional
Specification
(System Design)**


Test Generation

Input sequence: 0 0 1 / 0 0 0 / 1 0 0

Output sequence: 1 1 1 / 0 1 0 / 0 0 0


THE EXPECTED BEHAVIOR OF THE SYSTEM

System specification





Logical Diagram

System specification




Logical Diagram




Mealy Machine

System specification



Logical Diagram


- How is the transformation done ?
- KB representation of the problem ?



Mealy Machine


Specifications : Logical Diagrams

Specifications : Logical Diagrams



A logical Diagram is composed of the following elements


Specifications : Logical Diagrams



A logical Diagram is composed of the following elements

- i : inputs


Specifications : Logical Diagrams



A logical Diagram is composed of the following elements

- I : inputs
- O : outputs


Specifications : Logical Diagrams



A logical Diagram is composed of the following elements

- I : inputs
- O : outputs
- LG : logic gates


Specifications : Logical Diagrams




A logical Diagram is composed of the following elements

- I: inputs
- O: outputs
- LG: logic gates
- M: memory blocks

Specifications : Logical Diagrams




Specifications : Logical Diagrams




Evaluation of Logical Diagrams

Evaluation of Logical Diagrams




Evaluation of Logical Diagrams




Evaluation of logic gates :

Logic gates: AND, OR , NOT


Evaluated from left to right



Evaluation of Logical Diagrams




Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.


Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.



Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.




Sequential evaluation of memory blocks in accordance to an order ω

Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.




Sequential evaluation of memory blocks in accordance to an order ω

Example $\omega = (M_2, M_1)$

Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.




Sequential evaluation of memory blocks in accordance to an order ω

Example $\omega = (M_2, M_1)$

Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.




Sequential evaluation of memory blocks in accordance to an order ω

Example $\omega = (M_2, M_1)$

Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.




Sequential evaluation of memory blocks in accordance to an order ω

Example $\omega = (M2, M1)$

Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.




Sequential evaluation of memory blocks in accordance to an order ω

Example $\omega = (M_2, M_1)$

Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.




Sequential evaluation of memory blocks in accordance to an order ω

Example $\omega = (M_2, M_1)$

Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.




Sequential evaluation of memory blocks in accordance to an order ω

Example $\omega = (M_2, M_1)$

Evaluation of Logical Diagrams




Evaluation of memory blocks: We call memory blocks as status blocks : the output value of the block depends on the values of its inputs and its current output value.




Sequential evaluation of memory blocks in accordance to an order ω

Example $\omega = (M_2, M_1)$

First Problem: Test Generation based on Logical Diagrams




First Problem: Test Generation based on Logical Diagrams




- Logical diagrams do not explicitly represent how the output values evolve in response to changes of input values.

First Problem: Test Generation based on Logical Diagrams




- Logical diagrams do not explicitly represent how the output values evolve in response to changes of input values.
- The whole behavior is described by the evaluation of the diagram for all the $2^I \cdot 2^M$ possibilities.

First Problem: Test Generation based on Logical Diagrams



- Logical diagrams do not explicitly represent how the output values evolve in response to changes of input values.
- The whole behavior is described by the evaluation of the diagram for all the $2^I \cdot 2^M$ possibilities.
- Each evaluation of the outputs for a given set of input values may have to go through many simulations of the Logical Diagram.


First Problem: Test Generation based on Logical Diagrams



- Logical diagrams do not explicitly represent how the output values evolve in response to changes of input values.
- The whole behavior is described by the evaluation of the diagram for all the $2^I \cdot 2^M$ possibilities.
- Each evaluation of the outputs for a given set of input values may have to go through many simulations of the Logical Diagram.


➤ Generation and selection of test sequences is not obvious.

Second problem : Output values have to converge




$$\omega = (M_2, M_1)$$

Second problem : Output values have to converge




$$\omega = (M_2, M_1)$$

Second problem : Output values have to converge




$$\omega = (M_2, M_1)$$

Second problem : Output values have to converge




Second problem : Output values have to converge




$$\omega = (M_2, M_1)$$

Second problem : Output values have to converge




$$\omega = (M_2, M_1)$$

Second problem : Output values have to converge




Second problem : Output values have to converge



$$\omega = (M_2, M_1)$$

0


Second problem : Output values have to converge



$\omega = (M_2, M_1)$

0


$I = 0011$




$O = 1 \text{ or } 0 ?$

State graph representation of logical diagrams

State graph representation of logical diagrams




State graph representation of logical diagrams



We propose a formal representation of logical diagrams for:

- Convergence property checking (and possible other properties).
- Generation of test sequences.


The Sequential Graph of State Transition (SGST)



SGST: (N, E)

- N: set of nodes. They represent the possible states of the logical diagram.
- E: set of edges. They represent all the theoretical evolution possibilities. Each edge corresponds to one evolution of one status block M .

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1$

Condition:

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1$

Condition:

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1$

Condition:

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1 - n2$

Condition: $i3$

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1 - n2$

Condition: i_3

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1 - n2$

Condition: $i3$

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: n1- n2 – n1

Condition: $i_3 . i_4$

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1 - n2 - n1$

Condition: $i3 \cdot i4$

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1 - n2 - n1 - n3$

Condition: $i3 . i4 . i2$

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: n1- n2 - n1 - n3

Condition: $i_3 . i_4 . i_2$

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1 - n2 - n1 - n3$

Condition: $i3 . i4 . i2$

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1 - n2 - n1 - n3$

Condition: $i3 \cdot i4 \cdot i2 \cdot \sim i1$

Effective trails in the SGST and Convergence checking




$$\omega = \{ M2, M1 \}$$

Trail: $n1 - n2 - n1 - n3$

Condition: $i3 \cdot i4 \cdot i2 \cdot \sim i1$

Effective trails in the SGST and Convergence checking



$$\omega = \{ M2, M1 \}$$


Trail: $n1 - n2 - n1 - n3$

Condition: $i3 . i4 . i2 . \sim i1$

Trail: $n1 - n2 - n1 - n2$

Condition: $i3 . i4 . \sim i2$

Effective trails in the SGST and Convergence checking



⇒ The infinite traversal of circuit n_1 - n_2 is possible :

Inputs 0 0 1 1 and 1 0 1 1 cause a non-stable signal at the output of M_2

$$\omega = \{ M_2, M_1 \}$$



Trail: $n_1 - n_2 - n_1 - n_3$

Condition: $i_3 \cdot i_4 \cdot i_2 \cdot \sim i_1$

Trail: $n_1 - n_2 - n_1 - n_2$

Condition: $i_3 \cdot i_4 \cdot \sim i_2$



Effective trails in the SGST and Convergence checking



⇒ The infinite traversal of circuit n1-n2 is possible :

Inputs 0 0 1 1 and 1 0 1 1 cause a non-stable signal at the output of M2


Effective trails in the SGST and Convergence checking




Loop structures cause this behavior.
The presence of loops doesn't necessarily mean that a non-convergent scenario exists.

⇒ The infinite traversal of circuit n_1 - n_2 is possible :
Inputs 0 0 1 1 and 1 0 1 1 cause a non-stable signal at the output of M_2

Effective trails in the SGST and Convergence checking




⇒ The infinite traversal of circuit n_1 - n_2 is possible :
Inputs 0 0 1 1 and 1 0 1 1 cause a non-stable signal at the output of M_2



Loop structures cause this behavior.
The presence of loops doesn't necessarily mean that a non-convergent scenario exists.

This is verifiable on the graph by finding trails that contain circuits.


Permanent state automaton (PSA)



SGST

$$\omega = \{ M2, M1 \}$$

Permanent state automaton (PSA)




SGST

$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation


Permanent state automaton (PSA)




SGST

$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation




Permanent state automaton (PSA)



$$\omega = \{ M2, M1 \}$$


SGST

An arc represents an elementary evaluation



Trail1 : n1 - n2 - n1 - n3


Permanent state automaton (PSA)



SGST


$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation



Trail1 : $n_1 - n_2 - n_1 - n_3$


Permanent state automaton (PSA)




SGST

$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation




Permanent state automaton (PSA)



SGST


$$\omega = \{ M_2, M_1 \}$$

An arc represents an elementary evaluation



Trail1 : $n_1 - n_2 - n_1 - n_3$


Permanent state automaton (PSA)



SGST


$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation



Trail1 : $n_1 - n_2 - n_1 - n_3$


Permanent state automaton (PSA)



SGST


$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation



Trail1 : $n_1 - n_2 - n_1 - n_3$


Permanent state automaton (PSA)



SGST


$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation



Trail1 : $n_1 - n_2 - n_1 - n_3$


Permanent state automaton (PSA)



SGST


$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation



Trail1 : $n_1 - n_2 - n_1 - n_3$


Permanent state automaton (PSA)



SGST


$$\omega = \{ M_2, M_1 \}$$

An arc represents an elementary evaluation



Trail1 : $n_1 - n_2 - n_1 - n_3$


Permanent state automaton (PSA)



SGST

$$\omega = \{ M_2, M_1 \}$$


An arc represents an elementary evaluation



Trail1 : $n_1 - n_2 - n_1 - n_3$

Condition1 : $i_3.i_4.i_2.\sim i_1$


Permanent state automaton (PSA)



$$\omega = \{ M2, M1 \}$$

SGST


An arc represents an elementary evaluation



Trail1 : n1 - n2 - n1 - n3

Condition1 : i3.i4.i2.~i1


Permanent state automaton (PSA)




$$\omega = \{ M2, M1 \}$$

SGST

An arc represents an elementary evaluation




Permanent state automaton (PSA)




SGST

$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation




Permanent state automaton (PSA)




SGST

$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation




Permanent state automaton (PSA)




SGST

$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation




Permanent state automaton (PSA)




SGST

$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation




Permanent state automaton (PSA)




SGST

$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation




Permanent state automaton (PSA)




$$\omega = \{ M2, M1 \}$$

SGST

An arc represents an elementary evaluation




Permanent state automaton (PSA)



$$\omega = \{ M2, M1 \}$$

SGST


An arc represents an elementary evaluation



Trail2 : $n_1 - n_3$

Condition2 : $i_2 \sim i_3 \sim i_1$


Permanent state automaton (PSA)



SGST


$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation



Two possible trails from n1 to n3:


Permanent state automaton (PSA)



SGST

$$\omega = \{ M2, M1 \}$$

An arc represents an elementary evaluation



Two possible trails from n1 to n3:


Trail1 : n1 – n2 – n1 – n3

Condition1 : i3.i4.i2.~i1

Trail2 : n1 – n3

Condition2 : i2.~i3.~i1


Permanent state automaton (PSA)



SGST


Trails calculation

$$\omega = \{ M2, M1 \}$$



PSA

An arc represents an elementary evaluation



Two possible trails from n1 to n3:


Trail1 : n1 - n2 - n1 - n3

Condition1 : i3.i4.i2.~i1

Trail2 : n1 - n3

Condition2 : i2.~i3.~i1


Permanent state automaton (PSA)



SGST


Trails calculation

$$\omega = \{ M2, M1 \}$$



PSA

An arc represents an elementary evaluation



Two possible trails from n1 to n3:

Trail1 : n1 - n2 - n1 - n3


Condition1 : i3.i4.i2.~i1

Trail2 : n1 - n3

Condition2 : i2.~i3.~i1

An arc (nj, nk) represents all the full simulations of the diagram from nj to nk


Permanent state automaton (PSA)



SGST


Trails calculation

$$\omega = \{ M2, M1 \}$$



PSA

An arc represents an elementary evaluation



Two possible trails from n1 to n3:

Trail1 : n1 - n2 - n1 - n3

Condition1 : i3.i4.i2.~i1

Trail2 : n1 - n3



Condition2 : i2.~i3.~i1

An arc (nj, nk) represents all the full simulations of the diagram from nj to nk


Transition : n1 - n3

Condition: Condition1 + Condition 2
= i2 & ~i1 & (i4 | ~i3)

Equivalent Mealy Machine




$in = i_1 \ i_2 \ i_3 \ i_4$




→ **GOAL : AUTOMATICALLY GENERATE TEST SCENARIOS THE WAY EXPERTS ARE DOING MANUALLY**

KB Representation

→ **GOAL : AUTOMATICALLY GENERATE TEST SCENARIOS THE WAY EXPERTS ARE DOING MANUALLY**




→ **GOAL : AUTOMATICALLY GENERATE TEST SCENARIOS THE WAY EXPERTS ARE DOING MANUALLY**



- **States: s1 and s2**
- **Inputs: i1 and i2; in=i1 i2**
- **Outputs: o1 and o2; out=o1 o2**


→ **GOAL : AUTOMATICALLY GENERATE TEST SCENARIOS THE WAY EXPERTS ARE DOING MANUALLY**



A Scenario is a sequence of input/output values. That is a succession of transitions in the Mealy Machine.

For example : <01/00> <11/01>< 01/ 00>

→ **GOAL : AUTOMATICALLY GENERATE TEST SCENARIOS THE WAY EXPERTS ARE DOING MANUALLY**




Let's say that :

- **i1 is an emergency stop hold button.**
- **o1 is a water pump**

We want to find a test sequence that verifies that the pump is always deactivated ($o1=0$) when the emergency button is on ($i1=1$)

→ **GOAL : AUTOMATICALLY GENERATE TEST SCENARIOS THE WAY EXPERTS ARE DOING MANUALLY**




Let's say that :

- **i1 is an emergency stop hold button.**
- **o1 is a water pump**

We want to find a test sequence that verifies that the pump is always deactivated ($o1=0$) when the emergency button is on ($i1=1$)

→ **<01/00> <11/01>**

→ **GOAL : AUTOMATICALLY GENERATE TEST SCENARIOS THE WAY EXPERTS ARE DOING MANUALLY**



Let's say that :


- **i1 is an emergency stop hold button.**
- **o1 is a water pump**

We want to find a test sequence that verifies that the pump is always deactivated ($o1=0$) when the emergency button is on ($i1=1$)




→ **<01/00> <11/01>**

KB Representation

Fact Base:




Timeline





KB Representation

Fact Base:




Timeline




KB Representation

Fact Base:





Timeline

Visited states:




Generated output sequence:




KB Representation

Fact Base:





Timeline

Visited states:




Generated output sequence:




KB Representation

Fact Base:





Timeline

Visited states:




Generated output sequence:




KB Representation

Fact Base:





Timeline

Visited states:




Generated output sequence:




KB Representation

Fact Base:





Timeline

Visited states:




Generated output sequence:




KB Representation

Fact Base:





Timeline

Visited states:




Generated output sequence:




KB Representation

Fact Base:





Timeline

Visited states:




Generated output sequence:






KB Representation

Fact Base:




Timeline






KB Representation

Fact Base:




Timeline




KB Representation



Fact Base:



Timeline




Generated output sequence:




KB Representation



Fact Base:



Timeline




Generated output sequence:






KB Representation

Fact Base:




Timeline






KB Representation

Fact Base:




Timeline






KB Representation


Fact Base:




Timeline




KB Representation




Fact Base: input sequence






Fact Base: initial state




$state(X_0)$
 $state(X_1)$
 $next(X_0, X_1)$

$done(X_0)$
 $value(X_0, 's_1')$




Fact Base: initial output



output (O_0)
output(O_1)
next(O_0 , O_1)

done(O_0)
value(O_0 , 'NOT ACTIVE')



Rules: transitions

Next state in the chain:

state(X_{next}), **next**(X_{current} , X_{next})

done(X_{current}), **not done**(X_{next})

Find next input vector in the chain:

input(v_{next}), **next**(v_{current} , v_{next})

done(v_{current}), **not done**(v_{next})

Find next output in the chain:

output(O_{next}), **next**(O_{current} , O_{next})


done(O_{current}), **not done**(O_{next})

Transition (s_1 01 00 s_2):

Value(X_{current} , 's₁')
Value(v_{next} , '01')



Transition (s_1 01 00 s_2)



Rules: transitions

Next state in the chain:

state(X_{next}), next(X_{current} , X_{next})

done(X_{current}), not done(X_{next})

Find next output in the chain:

output(O_{next}), next(O_{current} , O_{next})


done(O_{current}), not done(O_{next})

Find next input vector in the chain:

input(v_{next}), next(v_{current} , v_{next})

done(v_{current}), not done(v_{next})





Rules: transitions

Next state in the chain:

state(X_{next}), **next**(X_{current} , X_{next})

done(X_{current}), **not done**(X_{next})

Find next input vector in the chain:

input(v_{next}), **next**(v_{current} , v_{next})

done(v_{current}), **not done**(v_{next})

Find next output in the chain:

output(O_{next}), **next**(O_{current} , O_{next})

done(O_{current}), **not done**(O_{next})


Transition (s_2 11 01 s_1):

Value(X_{current} , ' s_2 ')

Value(v_{next} , '11')



Transition (s_2 11 01 s_1)



Rules: transitions

Transition (s_1 01 00 s_2)



value(X_{next} , ' s_2 ')
value(O_{next} , '00')


done(X_{next})

done(O_{next})

done(v_{next})

$\exists X_{\text{following}}$ **next**(X_{next} , $X_{\text{following}}$)

$\exists O_{\text{following}}$ **next**(O_{next} , $O_{\text{following}}$)



Rules: transitions




done(X_{next})

done(O_{next})

done(v_{next})

$\exists X_{following} \text{ next}(X_{next}, X_{following})$

$\exists O_{following} \text{ next}(O_{next}, O_{following})$



Rules: transitions

Transition (s_2 01 00 s_1)



value(X_{next} , 's₁')
value(O_{next} , '01')


done(X_{next})

done(O_{next})

done(v_{next})

$\exists X_{\text{following}}$ **next**(X_{next} , $X_{\text{following}}$)

$\exists O_{\text{following}}$ **next**(O_{next} , $O_{\text{following}}$)



Queries:

Fact base:

Input sequence →

Input sequence →

...

Input sequence →

We want to find a test sequence that verifies that the pump is always deactivated ($o1=0$) when the emergency button is on ($i1=1$)

Thank you !