

Clocking Schemes in Esterel

Laurent Ardit, Gérard Berry, Marc Perraut

Esterel Technologies

Mike Kishinevsky

Intel



www.esterel-technologies.com

Gerard.Berry@esterel-technologies.com

Goals

- Remove current single-clock limitation of Esterel
- Support **clock gating** at functional level
- Support GALS-like **multiclock design**
- Maintain **mathematical semantics** and **formal verification**
- Synthesize to multiclock ASICs or to single-clock designs
(ASICS & software / FPGA simulations from single source)

Available in current Esterel Studio 5.3
=> get our free university program!

Clock Gating

- Usually considered as a way to **save power**
- Partly automated by pattern-matching
Synopsys power compiler
- Not really in the RTL model

Esterel view

- Results from new **weak suspend** statement (K. Schneider)
combinational transition performed, but no state change
- **Semantics ok**, fits well with scoping
applies to states of all control and objects declared inside
- Synthesis to **actual clock gating** or **to enabling logic**

File Edit View Insert Format Project Browsing Simulation Tools Window Help

148

Abbrev Prior

Basic@Basic

- Interface
- Local

Basic

```
module Basic :
output X : unsigned init 0,
Y : unsigned;

loop
  pause;
  emit ?X <= pre(?X) + 1;
  pause;
end loop
||
signal S : unsigned init 0 in
loop
  pause;
  emit {
    ?S <= pre(?S) + 1,
    ?Y <= ?S
  };
  pause;
end loop
end signal
```

Design Modules

Reset 6 -- INTERACTIVE -- 6 0

Name	Value	Type	Select
X	3	unsigned<[32]	<input type="checkbox"/>
Y	3	unsigned<[32]	<input type="checkbox"/>

Simulation Observation

Output Input Local All Watch [2]

Clock next Input next User input Watch [1]

File Edit View Insert Format Project Browsing Simulation Tools Window Help

148

Suspend

```
suspend
loop
  pause;
  emit ?X <= pre(?X) + 1;
  pause;
end loop
||
signal S : unsigned init 0 in
loop
  pause;
  emit {
    ?S <= pre(?S) + 1,
    ?Y <= ?S
  };
  pause;
end loop
end signal
when I
end module
```

Design Modules

Reset 6 -- INTERACTIVE -- 6 0

Name	Value	Type	Select
I			<input type="checkbox"/>

Simulation Observation

Name	Value	Type	elec
X	3	unsigned<[32]>	<input type="checkbox"/>
Y	3	unsigned<[32]>	<input type="checkbox"/>

Output Input Local All Watch [2]

Clock next Input next User input Watch [1]

File Edit View Insert Format Project Browsing Simulation Tools Window Help

148

Suspend

```
suspend
loop
    pause;
    emit ?X <= pre(?X) + 1;
    pause;
end loop

||

signal S : unsigned init 0 in
loop
    pause;
    emit {
        ?S <= pre(?S) + 1,
        ?Y <= ?S
    };
    pause;
end loop
end signal
when I
end module
```

Design Modules

Reset 8 -- INTERACTIVE -- 8 0

Name	Value	Type	Select
I			<input type="checkbox"/>

Simulation Observation

Name	Value	Type	elec
X	3	unsigned<[32]>	<input type="checkbox"/>
Y	3	unsigned<[32]>	<input type="checkbox"/>

Output Input Local All Watch [2]

Clock next Input next User input Watch [1]

File Edit View Insert Format Project Browsing Simulation Tools Window Help

148

Weak Suspend

```
weak suspend
loop
  pause;
  emit ?X <= pre(?X) + 1;
  pause;
end loop
||
signal S : unsigned init 0 in
loop
  pause;
  emit{
    ?S <= pre(?S) + 1,
    ?Y <= ?S
  };
  pause;
end loop
end signal
when I
end module
```

Design Modules

Reset 6 -- INTERACTIVE -- 6 0

Name	Value	Type	Select
I			<input type="checkbox"/>

Simulation Observation

Name	Value	Type	select
X	3	unsigned<[32]>	<input type="checkbox"/>
Y	3	unsigned<[32]>	<input type="checkbox"/>

Output Input Local All Watch [2]

Clock next Input next User input Watch [1]

File Edit View Insert Format Project Browsing Simulation Tools Window Help

148

Weak Suspend@Weak Suspend

- Interface
- Local

```
weak suspend
loop
  pause;
  emit ?X <= pre(?X) + 1;
  pause;
end loop
||
signal S : unsigned init 0 in
loop
  pause;
  emit{
    ?S <= pre(?S) + 1,
    ?Y <= ?S
  };
  pause;
end loop
end signal
when I
end module
```

Design Modules

Reset 11 -- INTERACTIVE -- 11 0

Name	Value	Type	Select
I			<input type="checkbox"/>

Simulation Observation

Name	Value	Type	Select
X	5	unsigned<[32]>	<input type="checkbox"/>
Y	4	unsigned<[32]>	<input type="checkbox"/>

Output Input Local All Watch [2]

Immediate Weak Suspension

- by default, suspension ignored at start instant
- **immediate** variant to handle start instant

weak suspend

p
when **immediate** **exp**

```
trap Done in
  loop
    trap Immediate in
      {
        p
        ||
        if exp then exit Immediate
      }
    exit Done
  end trap;
  pause
end loop
end trap
```


Suspend Formal Semantics

$$\begin{array}{c}
 \frac{s \notin E \quad p \xrightarrow[E]{E' \quad k} p'}{\quad} \\
 \\
 s \triangleright p \xrightarrow[E]{E' \quad k} s \triangleright p' \\
 \\
 \frac{s \in E}{\quad} \\
 \\
 s \triangleright p \xrightarrow[E]{\emptyset \quad 1} s \triangleright p
 \end{array}$$

Weak Suspend Formal Semantics


$$\begin{array}{c}
 \frac{s \notin E \quad p \xrightarrow[E]{E' \quad k} p'}{\quad} \\
 \\
 s \triangleright p \xrightarrow[E]{E' \quad k} s \triangleright p' \\
 \\
 \frac{s \in E \quad p \xrightarrow[E]{E' \quad k} p'}{\quad} \\
 \\
 s \triangleright p \xrightarrow[E]{E' \quad \max(k, 1)} s \triangleright p
 \end{array}$$

Weak Suspend Implementation



enabling logic

FGGA, software,
formal verification



clock gating

ASIC

esterev7 compiler option


Clocks and Multiclock Units

Clocks

- special signal declared **clock**
- can clock the states of conventional single-clock modules
- can be downsampled or muxed
- no other combinational or sequential calculation allowed

Multiclock units

- module interface + **clock interface**
- can only do the following:
 - perform combinational (unclocked) calculations
 - **run clocked modules**
 - run multiclock units (hierarchy)
 - define new clocks



clock as a primitive
special signal

```

multiclock M:
input C1,C2: clock;
...
  run M1[C1/CC1, C2/CC2]
||
  run M2[clock C2]
end module

```

```


multiclock M1:
input CC1,CC2:clock;
...
end module

```

```

module M2:
...
end module

```



hierarchical
multiclock design

```
multiclock M:
input C1,C2: clock;
...
run M1[C1/CC1,C2/CC2]
||
run M2[clock C2]
end module
```

```
module M2:
...
end module
```

```
multiclock M1:
input CC1,CC2:clock;
...
run M11[clock CC1]
||
run M12[clock CC2]
end module
```

```
module M11:
...
end module
```

```
module M12:
...
end module
```

```

multiclock Multi :
input {C1, C2} : clock;
output C3 : clock;
input I, J;
output X, Y;
signal C4 : clock in
  sustain {
    C4 <= C1 if I,
    C3 <= mux(J, C2, C4)
  }
||
  run M1 [clock C1]
||
  run M2 [clock C4]
||
  run MultiSub
end multiclock

```

Edit View Insert Format Project Browsing Simulation Tools Window Help

{R1, R2, R3}: reg
Module
Abbrev
Prior
64

Test@Test
Interface
Local
Send@Sender
Receive@Receiver

Synchronizers.scg :1 - [Receiver]

Receive@Receiver

```

{R1, R2, R3}: reg
graph TD
    Start(( )) --> L((L))
    L -- "not R2?" --> ACK((ACK))
    ACK -- "R2?" --> L

```

```

module {
  next R1 <= 0;
  next R2 <= R1;
  next R3 <= R2;
  next TREQ <= TREQ <= R3;
  next Z <= not R2 and R3;
}

```

Synchronizers.scg :2 - [Sender]

Send@Sender

```

{A1, A2, A3}: reg
graph TD
    Start(( )) --> L((L))
    L -- "V?" --> REQ((REQ))
    REQ -- "not A2?" --> L
    REQ -- "A2?" --> End(( ))

```

```

module {
  next A1 <= 0;
  next A2 <= A1;
  next A3 <= A2;
  next Z <= not A2 and A3;
  next TREQ <= T1 <= V;
  next TREQ <= A3 for bug;
}

```

Design Modules

Reset
14
scenario.esi
13/175

Name	Value	Type	Select
Sclk			<input type="checkbox"/>
Rclk			<input type="checkbox"/>

Simulation Observation

Name	Value	Type	Select
Sclk			<input type="checkbox"/>
V	~*	unsigned<100	<input type="checkbox"/>
Rclk			<input type="checkbox"/>


Clock next
Input next
User input
Watch [1]

Clock
Output
Input
Local
All

Step: 1 ns

From: 0 s To: 1777 ns Marker: -- Cursor: 710 ns

- als
- e
- <[31:0]
- <
- <
- ata[9:0]
- Gr[9:0]



Multiclock Semantics

Simple translation to Classic Esterel:

1. Add universal **simulation clock**
2. View declared clocks as conventional signals
3. Transform **clocked run** into immediate **weak suspend**

```
run M [ clock C ]  
=>  
weak suspend  
  run M  
when immediate (not C)
```

Running Multiclock Units in Modules

```
module M :  
  ...  
  signal S1, S2 in  
    every 2 tick do emit S1 end  
  ||  
    every 3 tick do emit S2 end  
  ||  
    mcrun Multi [ S1 / C1, S2 / C2, ...]  
end module
```

- Makes it possible to simulate clock generators
- An to use Esterel as a multiclock testbench generation language

Clock Constraints

- Electricity : danger of **metastability** when sampling clock-domain crossing (CDC) signal
- Neglected by Esterel, which remains 0-delay
- Can be controlled by inter-clock relationship
 - **harmonic** (rational) relations : ex. 3/2
 - **phase-shifted** clocks, etc.

⇒ count like **musicians** to ensure edge separation
- Asynchronous clocks => synchronizers

Cf. **Ran Ginosar**, “Fourteen ways to fool your synchronizer”

Conclusion

- Weak suspension
 - makes clock-gating a full-fledged statement
 - can be implemented by enabling logic or actual clock-gating
 - behavior well-defined but can be intricate
- Multiclocking
 - fundamental for modern designs
 - easy language / semantics extension
 - multiclock synthesis or single-clock simulation
 - amenable to formal verification
 - but behavior can be very intricate!