



Behavioral Specification of a Circuit Using SyncCharts: a Case Study

C. ANDRÉ – M-A. PERALDI-FRATI



Introduction (1)

- Digital Circuit Design
 - Abstract specifications
 - State-Based Specifications
- Graphical Representation
 - User-friendliness
 - Must be mathematically defined




State Transition Graphs

Introduction (2)

State Transition Graphs

- well-founded
- but a flat model

Concurrency + preemption



SyncCharts

Expression
of the
expected
behavior


Validation:
Test
Model-
checking

Circuit
optimization

Plan

- Introduction
- Illustrative Example
- Modular Specification with SyncCharts
- Validation
- Circuit Optimizations
- Conclusion

Encoding/Decoding




Specification

encoding: $\{0,1\}^* \rightarrow \{-U, 0, +U\}^*$

decoding: $\{-U, 0, +U\}^* \rightarrow \{0,1\}^*$

Requirement 1  $\forall n \geq 1 : \left| \sum_{k=1}^{k=n} u_k \right| \leq U$

Requirement 2



$$\forall n \geq 4 : \neg((u_n = 0) \wedge (u_{n-1} = 0) \wedge (u_{n-2} = 0) \wedge (u_{n-3} = 0))$$

Specification (Cnt'd)

In what follows: $-U \leftrightarrow n$; $0 \leftrightarrow z$; $+U \leftrightarrow p$

encoding: $\{0,1\}^* \rightarrow \{n,z,p\}^*$


decoding: $\{n,z,p\}^* \rightarrow \{0,1\}^*$

Encoding

Standard encoding:

$0 \rightarrow z$ $1 \rightarrow \{n, p\}$ alternately

4 successive 0:



Example

Instant	1	2	3	4	5	6	7	8	9	10	11
x	0	1	0	0	0	0	1	0	0	0	0
u	z	p	n	z	z	n	p	z	z	z	p
Even	1	0	1	1	1	0	1	1	1	1	0


A A V A A V

This system is not causal (depends on the future)

Making it causal

Delayed output:

$$u'[k] = u[k-3]$$



Detection of 4 « 0 » in a row

FourZeros

Standard
Mealy
machine

Classical Design


[Zahnd 1987]

A bright design ...

- Well-structured
- Easy to interpret

But ...


- Try to find it!
- **d** and **f** are not independent
- Implicit shift register



SyncCharts-based Design


- Decompose into interacting agents
 - Detector (4 consecutive 0's)
 - Parity manager
 - Sequence generator
 - Output manager
- Test on scenarios (Esterel Studio)
- Prove safety properties
- Circuit optimization (if HW controller)

Transmitter




where **@DETECTOR[signal Bin/Bit0,B3/Bit3]**

Detector



where D0@DELAY[signal **Bit0/Ev**,**Bit1/DEv**]
 D1@DELAY[signal **Bit1/Ev**,**Bit2/DEv**]
 D2@DELAY[signal **Bit2/Ev**,**Bit3/DEv**]

Emitter



Safety properties (1)

Property:

At each instant : one and only one signal
out of {n,z,p} is emitted

Observer: An esterel module

loop

 present (n and not z and not p)
 or (not n and z and not p)
 or (not n and not z and p)

 else

 emit non_exclusive


 end present

each tick

Safety properties (2)

Requirement 1: $\forall n \geq 1 : \left| \sum_{k=1}^{k=n} u_k \right| \leq U$

Observer: A flat syncChart = a FSM




Safety properties (3)

Requirement 2:

$$\forall n \geq 4 : \neg ((u_n = z) \wedge (u_{n-1} = z) \wedge (u_{n-2} = z) \wedge (u_{n-3} = z))$$

Observer: A syncChart with preemption




Safety properties (4)

Encoder/Decoder:

Beyond the sixth instant:
Bout is identical to Bin, upto a 6 instant delay.


Observer:



Performance


High-level behavioral description (e.g., encoder)

syncChart



Structural translation

esterel program




Esterel's compiler

blif




105 states



SIS

optimized circuit



35 states


As efficient as the hand-coded
solution

Conclusion (1)

- State-transition graphs
 - Understandable even by non-specialists
 - Flat model → **in-the-small**
 - SyncCharts =
 - State-transition graphs +
 - Concurrency
 - Hierarchy
 - Preemption
 - Can include Esterel code
- higher level
expression
of behavior

Conclusion (2)

« SyncCharts » is a Synchronous Formalism



- mathematical semantics formal
 - safe code generation (ESTEREL)
 - interactive simulation (XES)
 - model-checking (XEVE)
 - link to SIS validation
- }
- efficient circuit validation