

Logical Time at Work: Capturing Data Dependencies and Platform Constraints

Calin Glitia

Julien DeAntoni

Frédéric Mallet

INRIA Sophia Antipolis Méditerranée Université Nice Sophia Antipolis

Forum on specification & Design Languages, Sept 14th-16th, 2010, Southampton, UK



Overview

Give formal semantics to syntactical models



Give formal semantics to syntactical models

(Modeling) languages are defined by:

- syntax: the form of a valid program/model
- (behavioral) semantics: how it should be interpreted

Modeling languages:

• semantics defines apart/informal/hard coded



Give formal semantics to syntactical models

(Modeling) languages are defined by:

- syntax: the form of a valid program/model
- (behavioral) semantics: how it should be interpreted

Modeling languages:

• semantics defines apart/informal/hard coded

Semantics should be explicit



... more precise

Unified Modeling Language (UML)

• Extended and specialized by UML profiles

¹http://www-sop.inria.fr/aoste/dev/time_square



...more precise

Unified Modeling Language (UML)

- Extended and specialized by UML profiles
- Captures just the syntactical aspects
- No formal description of how it should be interpreted

¹http://www-sop.inria.fr/aoste/dev/time_square



...more precise

Unified Modeling Language (UML)

- Extended and specialized by UML profiles
- Captures just the syntactical aspects
- No formal description of how it should be interpreted

Define the semantics of syntactical models

• MARTE Time Model & Clock Constraint Specification Language

¹http://www-sop.inria.fr/aoste/dev/time_square



...more precise

Unified Modeling Language (UML)

- Extended and specialized by UML profiles
- Captures just the syntactical aspects
- No formal description of how it should be interpreted

Define the semantics of syntactical models

• MARTE Time Model & Clock Constraint Specification Language

Integrated Development Environment

- Papyrus UML + MARTE profile
- TimeSquare¹ for simulation/execution/analysis

¹http://www-sop.inria.fr/aoste/dev/time_square



Define the semantics of synchronous data-flow formalisms

- Syntax: UML Activity Diagram
- Semantics: constraint logical time
 - relevant events as logical clocks
 - translate language rules into clock relations

4 / 14



Define the semantics of synchronous data-flow formalisms

- Syntax: UML Activity Diagram
- Semantics: constraint logical time
 - relevant events as logical clocks
 - translate language rules into clock relations
 - Encode data-dependencies of SDF models
 - ② Translate data-dependencies to execution dependencies
 - Multi-dimensional semantics (MDSDF)
 - Multidimensional order: environment constraints
 - Sternal constraints



Clock Constraint Specification Language

Modeling and Analysis of Real-Time and Embedded systems (MARTE)

- Companion of the Time Package
- Chronological relations between events
- Clocks = possibly infinite and possibly dense totally ordered sets of instants

CCSL relations:

- precedence (≺)
- coincidence (≡)

• exclusion (#)

CCSL clock expressions:

- filteredBy (▼) by a binary periodic word
- delay (\$) by an integer value




SDF model as an UML activity diagram				
Actor_1	Actor_2			
	Actor_3			

Syntax: • computational elements - actors



Data-flow models




Syntax:

- computational elements - actors
- FIFO channels arcs



Data-flow models

SDF model as an UML activity diagram




Syntax:

- computational elements - actors
- FIFO channels arcs
- initial values delays



Data-flow models



Syntax:

- computational elements - actors
- FIFO channels arcs
- initial values delays

6 / 14

Synchronous data-flow semantics:

- fixed amount of data elements produces/consumed at each firing
- local producer/consumer rules defined by each arc






Relevant events in the system:

- Actor firings
- Element-wise write and read events on arcs









• Each actor firing is followed by *write_{weight}* write events on each outgoing arc





• On each arc, read events (delayed by the initial value) must follow write events






 read_{weight} read events on each of its ingoing arc precede an actor firing

Logical Time at Work: Capturing Data Dependencies and Platform Constraints


read B





• producer = (write
$$\checkmark$$
 $(1.0^{w-1})^{\omega}$)

(read \checkmark $(0^{r-1}.1)^{\omega}$) \prec consumer



2 write \prec (read \$ i)











Direct precedence (computed) between the two clocks



Example of SDF arc



Direct precedence (computed) between the two clocks





Direct precedence computation algorithm

Iterative algorithm to compute the parameters of the general **execution precedence** relation:

 $(Clock_{producer} \lor P) \Join ((Clock_{consumer} \$ indep) \lor C)$

9/14



Iterative algorithm to compute the parameters of the general **execution precedence** relation:

 $(Clock_{producer} \lor P) \Join ((Clock_{consumer} \$ indep) \lor C)$

 $indep = \lfloor initial_{weight} / read_{weight} \rfloor$ $initial = initial_{weight} \mod read_{weight}$

9/14




Iterative algorithm to compute the parameters of the general **execution precedence** relation:

 $(Clock_{producer} \lor P) \Join ((Clock_{consumer} \$ indep) \lor C)$

$$\begin{split} \textit{indep} &= \lfloor \textit{initial}_{weight} / \textit{read}_{weight} \rfloor &= \lfloor 7/6 \rfloor = 1 \\ \textit{initial} &= \textit{initial}_{weight} \mod \textit{read}_{weight} &= 7 \mod 6 = 1 \end{split}$$

	initial		+4	+4	-6+4	-6+4
tokens	1		5	9	7	5
			< 6	> 6	> 6	done
binary		(0	1	1)






 $(Actor_A \mathbf{\vee} (011)^{\omega}) \mathbf{\prec} (Actor_B \$ 1)$





From local rules to global functionality










- straightforward multi-D extension of 1-D SDF
- quasi-independent relations producer/consumer by dimension

$$\begin{array}{c|c} in_1 \prec (hF_1 \checkmark (1.0^2)^{\omega}) & hF_1 \prec (vF_1 \checkmark (1.0^2)^{\omega}) \\ in_2 \prec hF_2 & (hF_2 \checkmark (0^8.1)^{\omega}) \prec vF_2 \end{array}$$





• multidimensional order – environment constraints

$in_1 = (s \blacksquare 1. (0)^\omega)$	$in_2 = s$
$hF_1 = \left(hF \checkmark 1^3. \left(0\right)^{\omega}\right)$	$hF_2 = \left(hF \bullet \left(0^2.1\right)^{\omega}\right)$
$vF_1 = \left(vF \lor 1^9. (0)^\omega\right)$	$vF_2 = \left(vF \checkmark (1.0^8)^{\omega}\right)$

execution platform constraints

$$proc = hF + vF \qquad hF \# vF$$



Formal specification encoding the **entire set of schedules** corresponding to a correct execution

Generally, the behaviour of a system can be seen as:

- a set of operations applied to an initial state
- into a certain order (execution dependencies)



Formal specification encoding the **entire set of schedules** corresponding to a correct execution

Generally, the behaviour of a system can be seen as:

- a set of operations applied to an initial state
- into a certain order (execution dependencies)

Logical Time refinement:

- Functional semantics (internal constraints)
- External constraints (environment or execution platform)
- Buffer capacities
- Physical time durations: execution, communication, ...



We used constraint logical time to:

- Define explicit semantics of synchronous data-flow models
- Capture data-dependencies
- Express computed execution dependencies
- Integrate external constraints

Papyrus UML, MARTE profile and TimeSquare:

- OMG standard
- Time simulation/analysis
- Detect inconsistencies (deadlocks)
- Compute periodic schedule