

# **Model-Driven Engineering with Formal Models for Embedded Systems**

INRIA Aoste

# AOSTE

Direction : 2 (1+1)

Directeur : de SIMONE, Robert – DR

Co-directeur : SOREL, Yves – DR

# AOSTE

Permanents : 6 (5+1)

ANDRE, Charles – Professeur  
DEANTONI, Julien – McF  
HOGIE Luc – IR  
MALLET, Frédéric – McF  
PERALDI-FRATI, Marie-Agnès – McF  
POTOP BUTUCARU, Dumitru – CR

Ingénieurs experts : 3 (2+1)

BOUCARON, Julien – Docteur  
FERRERO, Benoît – Master  
DE RAUGLAUDRE, Daniel – Ingénieur

Direction : 2 (1+1)

Directeur : de SIMONE, Robert – DR  
Co-directeur : SOREL, Yves – DR

Doctorants : 4 (3+1)

COADOU, Anthony – Master  
LE TALLEC, Jean-François – Master  
MEHMOOD KAHN, Amir – Master  
MAROUF Mohamed – Master

Post-Doctorants : 3 (2+1)

GASCON, Régis – Docteur  
GLITIA, Calin – Docteur  
MEUMEU YOMSI, Patrick – Docteur

Assistantes : >2 (2+?)

DEVAUCHELLE, Sandra – I3S  
LACHAUME, Patricia – INRIA

# *Goal: associate 3 domains*



## **Model-Driven engineering**

UML / SysML, timesquare


## **Scheduling Theory**

SynDEx / K-passa

## **Concurrency Theory**

Esterel / SyncCharts


# Where are we going ?



*Tools, standards, engineering world  
→ replacement of grammars*

*Verification / validation  
→ mathematical mean to adress a problem*

# Domain






- Embedded systems
  - Concurrent and heterogeneous applications

# Domain


- Embedded systems

- Concurrent and heterogeneous applications

- Signal/image processing
- Control software
- ...



# Domain



- Embedded systems



- Concurrent and heterogeneous applications

- Signal/image processing
- Control software
- ...

- Constraints

- safety-critical
- hard real-time
- Extra functional

- low power
- Cost
- ...





# Domain

- Embedded systems



- Concurrent and heterogeneous applications

- Heterogeneous parallel execution platforms

- Constraints

- safety-critical
- hard real-time
- Extra functional

- low power
- Cost
- ...



# Domain


- Embedded systems
  - Concurrent and heterogeneous applications

*mapped to*



- Heterogeneous parallel execution platforms

- Constraints
  - safety-critical
  - hard real-time
  - Extra functional
    - low power
    - Cost
    - ...



# Domain


- Embedded systems
  - Concurrent and heterogeneous applications

*mapped to*



- Heterogeneous parallel execution platforms

- Constraints
  - safety-critical
  - hard real-time
  - low power
  - ...




# Domain

- Embedded systems
  - Concurrent and heterogeneous applications

*mapped to* 

- Heterogeneous parallel execution platforms

- Constraints
  - safety-critical
  - hard real-time
  - low power
  - ...



# Domain

- Embedded systems

① – Concurrent and heterogeneous applications

③ *mapped to*


Need for formalisms to address these 5 concerns

② – Heterogeneous parallel execution platforms



④ Constraints

- safety-critical
- hard real-time
- low power
- ...

⑤  
Is mapping ok ?



# How to deal with the domain ?




# Model-Driven Engineering



- **Goals**

- High-level descriptions of systems and demands
  - Designing in the large !!
  - Focusing on concerns one at a time (aspects)
  - Weaving concerns
- Support for system structuring all along design cycle (≠ code)




# Model-Driven Engineering



- **Goals**

- High-level descriptions of systems and demands
- Support for system architecting all along design cycle ( $\neq$  code)
- Early expression of **requirements** and specifications
  - All along the design cycle
  - Requirements are detailed with the specification refinement






# Model-Driven Engineering



- **Goals**


- High-level descriptions of systems and demands
- Support for system architecting all along design cycle ( $\neq$  code)
- Early expression of requirements and specifications
- Ease **Reuse** of existing parts / **components**



# Model-Driven Engineering



- **Goals**




# Model-Driven Engineering



- **Goals**

- High-level descriptions of systems and demands
- Support for system architecting all along design cycle ( $\neq$  code)
- Early expression of requirements and specifications
- Ease Reuse of existing part / components
- **Traceability**



Which part of the specification  
satisfies a specific requirement,


...

# Model-Driven Engineering



- **Goals**

- High-level descriptions of systems and demands
- Support for system architecting all along design cycle ( $\neq$  code)
- Early expression of requirements and specifications
- Ease Reuse of existing part / components
- **Traceability**



# Model-Driven Engineering



- **Goals**

- High-level descriptions of systems and demands
- Support for system architecting all along design cycle ( $\neq$  code)
- Early expression of requirements and specifications
- Ease Reuse of existing part / components
- Traceability
- **Communication** between various teams (inside or across companies), **documentation**

# Model-Driven Engineering



- **Goals**

- High-level descriptions of systems and demands
- Support for system architecting all along design cycle ( $\neq$  code)
- Early expression of requirements and specifications
- Ease Reuse of existing part / components
- Traceability
- Communication between various teams (inside or across companies), documentation

- **Current Shortcomings**

- discrepancies, lack of semantics or even precise interpretation

# Model-Driven Engineering



- **Goals**

- High-level descriptions of systems and demands
- Support for system architecting all along design cycle ( $\neq$  code)
- Early expression of requirements and specifications
- Ease Reuse of existing part / components
- Traceability
- Communication between various teams (inside or across companies), documentation

- **Current Shortcomings**

- discrepancies, lack of precise semantics or even of semantics
  - **tools suffer from this**


# Model-Driven Engineering



## Current Shortcomings

- discrepancies, lack of precise semantics or even of semantics

→ **tools suffer from this**





# Model-Driven Engineering



- **Goals**

- High-level descriptions of systems and demands
- Support for system architecting all along design cycle ( $\neq$  code)
- Early expression of requirements and specifications
- Ease Reuse of existing part / components
- Traceability
- Communication between various teams (inside or across companies), documentation

- **Current Shortcomings**

- discrepancies, lack of semantics or even precise interpretation
  - **tools suffer from this**
- universality dissolves into particularisms

# Model-Driven Engineering




- **Goals**

- High-level descriptions of systems and demands
- Support for system architecting all along design cycle ( $\neq$  code)
- Early expression of requirements and specifications
- Ease Reuse of existing part / components
- Traceability
- Communication between various teams (inside or across companies), documentation

- **Current Shortcomings**

- discrepancies, lack of semantics or even precise interpretation
  - **tools suffer from this**
- universality dissolves into particularisms

➔ **Unformal Models (and methods)**



**Models of Computation and Communications  
(MoCCs) that exhibits explicit concurrency**


# Formal Models (MoCC)

- **Goals**

- Mathematical semantics

- No Ambiguity


- **Tools benefit from that !**



# Formal Models (MoCC)

- **Goals**


- Mathematical semantics
- Powerful analysis and algorithmic methods




# Formal Models (MoCC)

- **Goals**

- Mathematical semantics
- Powerful analysis and algorithmic methods
- Optimization / verification




# Formal Models (MoCC)



- **Goals**


- Mathematical semantics
- Powerful analysis and algorithmic methods
- Optimization / verification
- Guaranteed equivalence between code and model

# Formal Models (MoCC)




- **Goals**

- Mathematical semantics
- Powerful analysis and algorithmic methods
- Optimization / verification
- Guaranteed equivalence between code and model
- Basis for well-founded transformations






# Formal Models (MoCC)




## A quick snapshot of relevant MoCC

### – Process Networks

- Marked Graph
- Synchronous Data Flow
- Kahn Process Network




# Formal Models




## A quick snapshot of relevant MoCC

### – Process Networks

- Marked Graph
- Synchronous Data Flow
- Kahn Process Network




# Formal Models




## A quick snapshot of relevant MoCC

- Process Networks
  - Marked Graph
  - Synchronous Data Flow
  - Kahn Process Network




# Formal Models




## A quick snapshot of relevant MoCC

- Process Networks
  - Marked Graph
  - Synchronous Data Flow
  - Kahn Process Network




# Formal Models




## A quick snapshot of relevant MoCC

- Process Networks
  - Marked Graph
  - Synchronous Data Flow
  - Kahn Process Network




# Formal Models




## A quick snapshot of relevant MoCC

- Process Networks
  - Marked Graph
  - Synchronous Data Flow
  - Kahn Process Network




# Formal Models




## A quick snapshot of relevant MoCC

- Process Networks
  - Marked Graph
  - Synchronous Data Flow
  - Kahn Process Network




# Formal Models



## A quick snapshot of relevant MoCC

- Process Networks
  - Marked Graph
  - Synchronous Data Flow
  - Kahn Process Network







# Formal Models

A quick snapshot of relevant MoCC

- Process Networks
- Synchronous languages




# Formal Models




A quick snapshot of relevant formal models

- Process Networks
- Synchronous languages
  - Declarative: Lustre / Scade, [Signal / Polychrony](#)





Logical Time  
+  
Multi-Clock

# Formal Models




A quick snapshot of relevant formal models

- Process Networks
- Synchronous languages
  - Declarative: Lustre / Scade, Signal / Polychrony




# Formal Models



A quick snapshot of relevant formal models


- Process Networks
- Synchronous languages
  - Declarative: Lustre / Scade, Signal / Polychrony




≈ equivalent

formal semantics

+




# Formal Models



A quick snapshot of relevant formal models


- Process Networks
- Synchronous languages
  - Declarative: Lustre / Scade, Signal / Polychrony




≈ equivalent

formal semantics

+




# Formal Models




A quick snapshot of relevant formal models

- Process Networks
- Synchronous languages
  - Declarative: Lustre / Scade, Signal / Polychrony
  - Imperative: Esterel / SyncCharts





# Formal Models




A quick snapshot of relevant formal models

- Process Networks
- Synchronous languages
  - Declarative: Lustre / Scade, Signal / Polychrony
  - Imperative Esterel / SyncCharts




# Formal Models




A quick snapshot of relevant formal models

- Process Networks
- Synchronous languages
  - Declarative: Lustre / Scade, Signal / Polychrony
  - Imperative Esterel / SyncCharts




*Everything is about activation conditions*

$\approx$  equivalent





# Formal Models




- **Goals**

- Mathematical semantics
- Powerful analysis and algorithmic methods
- Optimization / verification
- Guaranteed equivalence between code and model
- Basis for well-founded transformations

- **Current Shortcomings**

- **Distance from current mainstream engineering practice**
- **Exotic formalisms for programmers (not C / C++ / java)**
- **Need for a mathematical background**
- **Most tools half-academic or confidential**

# Formal Models



- **Goals**


- Mathematical semantics
- Powerful analysis and algorithmic methods
- Optimization / verification
- Guaranteed equivalence between code and model
- Basis for well-founded transformations

- **Current Shortcomings**

- Distance from current mainstream engineering practice
- Exotic formalisms for programmers (not C / C++ / java)
- Need for a mathematical background
- Most tools half-academic or confidential


➡ **Poor integration into designflow**

So ?




*Transformations are often used from a world to another one...*

So ?




*Transformations distort models and lead to hard understanding and round-trip are almost impossible*


# The finality ?



**The finality !**




# Time @ Design Time



- Expliciting the MoCC within a MDE environment
    - Adding explicit activation conditions
    - Adding relations between these activation conditions
- formal semantics explicit within the model  
(not hidden in the simulator / any transformation)


# Time @ Design Time



- Expliciting the MoCC within a MDE environment
  - Adding explicit activation conditions
  - Adding relations between these activation conditions
- formal semantics explicit within the model  
(not hidden in the simulator / any transformation)
- *By using **multiform logical time***




# Time @ Design Time



- MDE is good for the structural concern
- Logical Time is good for the dynamic concern
  - Adding explicit activation conditions
  - Adding relations between these activation conditions
  - Optionnaly linking logical time to physical time

# Time @ Design Time




- MDE is good for the structural concern
- Logical Time is good for the dynamic concern
  - Adding explicit activation conditions
  - Adding relations between these activation conditions
  - Optionnaly linking logical time to physical time

→ *The **MARTE time model** is a first step toward that*

UML profile


Domain Model

# Time @ Design Time




- MDE is good for the structural concern
- Logical Time is good for the dynamic concern
  - Adding explicit activation conditions
  - Adding relations between these activation conditions
  - Optionnaly linking logical time to physical time

→ The *MARTE time model* specifies logical activation conditions



→ *CCSL* specifies relations between *MARTE* activation conditions  
and optionnaly specifies link between logical and physical time


# Time @ Design Time




- **MDE is good for the structural concern**
- Logical Time is good for the dynamic concern
  - Adding explicit activation conditions
  - Adding relations between these activation conditions
  - Optionnaly linking logical time to physical time




# Time @ Design Time




- MDE is good for the structural concern
- **Logical Time MoCC is good for the dynamic concern**
  - Adding explicit activation conditions
  - Adding relations between these activation conditions
  - Optionnaly linking logical time to physical time




# Time @ Design Time




- MDE is good for the structural concern
- Logical Time is good for the dynamic concern
  - Adding explicit activation conditions
  - Adding relations between these activation conditions
  - Optionnaly linking logical time to physical time




# Time @ Design Time



- MDE is good for the structural concern
- Logical Time is good for the dynamic concern
  - Adding explicit activation conditions
  - Adding relations between these activation conditions
  - Optionnaly linking logical time to physical time




# MARTE TIME MODEL





- SubProfile of the MARTE UML profile standardized by the OMG (Object Management Group)
  - Reviewed and accepted by the community
  - Implemented in Papyrus (an UML tool integrated with Eclipse)
  - Under Implementation in other UML tools
- A Domain Model integrated with eclipse and usable with Domain Specific Language





# MARTE TIME MODEL




- The main concepts is the **Clock**.
  - It is a way to specify a, possibly infinite, ordered set of instant
  - It can be logical or chronometric, discrete or dense
  - Its type is a ClockType




# MARTE TIME MODEL




# MARTE TIME MODEL



- Sketchy example of its use




# MARTE TIME MODEL




- Sketchy example of its use

**User model**




# MARTE TIME MODEL



- Sketchy example of its use


**User model**



**MARTE model**




# MARTE TIME MODEL






- Sketchy example of its use

User model




MARTE model




*The ordered set of `sendEvent` is bijective with the ordered set of instants of `c1.sendEvent`*

# CCSL



- **Clock Constraint Specification Language**
    - Firstly introduced in the MARTE TIME profile
    - Declarative model-based language integrated with Eclipse
    - Formal semantics (both denotational and operational)
    - Toolled (TimeSquare)
- **Explicitly represent / specify relations between clocks**

# CCSL



- **Clock Constraint Specification Language**

- Relations: dependencies between clocks


- Coincidence → =
- Exclusion → #
- Precedence → <
- Alternance → ~

- Expressions: a mean to create new clocks from others

- Delay → **delayedFor** *X* **on** *aClock*
- Filtering → *aClock* **filteredBy** *aBinaryWord*
- Union → *aClock* **union** *anotherClock*
- Intersection → *aClock* **inter** *anotherClock*
- Periodicity → **periodicOn** *aClock* **period** *X* **offset** *Y*
- ...



# CCSL



- **Clock Constraint Specification Language**

- Relations: dependencies between clocks


- Coincidence → =
- Exclusion → #
- Precedence → <
- Alternance → ~

- Expressions: a mean to create new clocks from others

- Delay → **delayedFor** *X* **on** *aClock*
- Filtering → *aClock* **filteredBy** *aBinaryWord*
- Union → *aClock* **union** *anotherClock*
- Intersection → *aClock* **inter** *anotherClock*
- Periodicity → **periodicOn** *aClock* **period** *X* **offset** *Y*
- ...


- Libraries: user-defined relations and expressions

# CCSL




- Complete the sketchy example

## User model




## MARTE model




*The ordered set of `sendEvent` is bijective with the ordered set of instants of `c1.sendEvent`*

# CCSL




- Complete the sketchy example

**User model**




**MARTE model**



**CCSL model**




# CCSL




- Complete the sketchy example

**User model**





**MARTE model**



**CCSL model**



# Benefits





## Simulation

- Model animation
- Timing Diagram
- Sequence Diagram
- User Defined action

## State space exploration

- Still Beta

# Benefits




## Simulation



- Model animation
- Timing Diagram
- Sequence Diagram
- User Defined action

## State space exploration



- Still Beta




# Benefits




# Benefits









# Benefits





# Benefits and future



# Current Projects

- **ARTEMIS CESAR [01/09 – 12/11]**
  - 52 partners : CEA, Airbus, Esterel Technology, Thalès, ...
  - Requirements engineering: **multi viewpoint**, multi criteria and multi level requirements,
  - Component based engineering: design space exploration, **comprising multi-view**, multi-criteria and multi level architecture trade-offs.
- **ITEA TIMMO2 [?]**
  - Continental, Delphi, Volvo, ...
  - Time Model for AUTOSAR/East-ADL2
- **FUI Lambda [07/08 – 06/11]**
  - 14 partners : CEA-List, Thales TRT, Supélec, Airbus EADS, ...
  - Convergences MARTE, SysML, AADL, IP-Xact, Scade/SyncCharts
- **ANR RT-Simex [12/08 – 12/11]**
  - CEA-List, Thales TRT, OBEO, UBO, Aonix
  - Retro-ingénierie de Traces d'analyse de SIMulation et d'EXécution de systèmes temps-réel
- **ANR Help [11/09 – 10/12]**
  - Verimag, STMicro Grenoble, Docea Power, LEAT
  - High Level Models for Low Power Systems : IP-Xact et UPF
- **Nano 2012 – ID-TLM [10/08 – 12/10]**
  - ST-MicroElectronics
  - UML/MARTE & IP-Xact: behavioral and timing models for IP-Xact

This is the end...

...thanks...